Performance Analysis and Design of Distributed Static Series Compensators for Transmission Line Reactance Control

Alexander McGrath Brissette
University of Colorado at Boulder, alexander.brissette@colorado.edu

Follow this and additional works at: https://scholar.colorado.edu/ecen_gradetds
Part of the Power and Energy Commons

Recommended Citation
https://scholar.colorado.edu/ecen_gradetds/98

This Dissertation is brought to you for free and open access by Electrical, Computer & Energy Engineering at CU Scholar. It has been accepted for inclusion in Electrical, Computer & Energy Engineering Graduate Theses & Dissertations by an authorized administrator of CU Scholar. For more information, please contact cuscholaradmin@colorado.edu.
Performance Analysis and Design of Distributed Static Series Compensators for Transmission Line Reactance Control

by

Alexander McGrath Brissette

B.S., University of Virginia, 2006
M.S., University of Colorado, 2013

A thesis submitted to the
Faculty of the Graduate School of the
University of Colorado in partial fulfillment
of the requirements for the degree of
Doctor of Philosophy

Department of Electrical, Computer, and Energy Engineering

2014
This thesis entitled:
Performance Analysis and Design of Distributed Static Series Compensators for Transmission Line Reactance Control
written by Alexander McGrath Brissette
has been approved for the Department of Electrical, Computer, and Energy Engineering

_______________________________
Dragan Maksimović

_______________________________
Annabelle Pratt

Date _______________________

The final copy of this thesis has been examined by the signatories, and we find that both the content and the form meet acceptable presentation standards of scholarly work in the above mentioned discipline.
The growth and diversification of the electric utility grid has required the expanded use of compensation devices. One class of compensation devices of interest are distributed static series compensators (DSSCs). DSSCs are power electronics devices that can inject positive or negative reactive impedance into a transmission line by connecting to it in series through a transformer suspended from the line. This thesis addresses the deployment, performance, and design of DSSCs. In order to analyze the impact of DSSCs on a transmission network, a method for linearizing the network is presented. The linearized network model allows the relationships between the network operating points and the injected reactances to be easily derived, thereby illuminating how best to deploy DSSCs. The model, which is general and applies to arbitrarily complex systems, is further simplified into a proposed new form called “line efficacy,” which provides additional insights without knowledge of the system topology or operating state.

This thesis additionally proposes an advanced design for DSSCs, allowing them to improve upon the compensation performance requirements given by the linearized transmission system model. The advanced design is an alternative method for controlling the inverter stage of active DSSCs. It is shown that three-level, constant duty cycle switching increases the energy available from the inverter dc-side capacitor and thus the magnitude of injected reactance, compared to traditional, sinusoidally modulated three-level switching. These results are validated on a 5kVA single-phase inverter implemented in hardware. Both the design and experimental results are presented in detail.
Acknowledgements

I would like to extend my sincerest gratitude to the following people:

To my advisor, Dragan Maksimović, for his encouragement and patience. His approachable attitude and genuine desire for his students’ success made my graduate experience both enjoyable and one of great personal and intellectual growth.

To Annabelle Pratt, whose efforts to connect me to projects and sources of funding made my graduate education possible. In addition to being a pleasure to work with, she has been instrumental to my professional development by introducing me to the technological concepts that serve as the foundation of my career.

To Athena Wollin, whose love and support helped push me across the finish line. I hope to return the favor every chance I get.

Finally, to my family, whose love and support have always kept me afloat. They have unconditionally stood behind my goals, even as I have wandered across the country.

Thank you.
Contents

Chapter

1 Introduction ............................................... 1
   1.1 Reactive Power Compensation ........................... 3
      1.1.1 Effects of a DSSC on a two-bus system .......... 3
      1.1.2 Load bus voltage control ........................... 4
      1.1.3 Generator reactive power control .................. 5
      1.1.4 Line current control ................................ 6
   1.2 Distributed Static Series Compensators ................. 7
      1.2.1 Economic benefit of DSSCs .......................... 7
      1.2.2 DSSC designs ....................................... 8
   1.3 Thesis Outline ......................................... 10

2 DSSC Deployment Linearization Model ........................ 12
   2.1 Linearization Model Derivation ......................... 12
      2.1.1 Linearization of network power balance equations .. 12
      2.1.2 Solving for the bus perturbations .................. 14
      2.1.3 Perturbation in \( g \) and \( b \) ....................... 15
      2.1.4 Line current perturbations .......................... 16
   2.2 Three-Bus System Examples .............................. 17
      2.2.1 Determining the linear coefficients ................. 17
<table>
<thead>
<tr>
<th>Section</th>
<th>Title</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>2.2.2</td>
<td>Voltage correction in a three-bus system</td>
<td>19</td>
</tr>
<tr>
<td>2.2.3</td>
<td>Graphical representation of system coefficients</td>
<td>19</td>
</tr>
<tr>
<td>2.2.4</td>
<td>Generator reactive power reduction in a three-bus system</td>
<td>20</td>
</tr>
<tr>
<td>2.2.5</td>
<td>Line current reduction in a three-bus system</td>
<td>21</td>
</tr>
<tr>
<td>2.3</td>
<td>Model Accuracy</td>
<td>22</td>
</tr>
<tr>
<td>2.4</td>
<td>Nine-Bus System Examples</td>
<td>24</td>
</tr>
<tr>
<td>2.5</td>
<td>Line Efficacy</td>
<td>27</td>
</tr>
<tr>
<td>2.5.1</td>
<td>Deriving line efficacy</td>
<td>28</td>
</tr>
<tr>
<td>2.5.2</td>
<td>Relating efficacy to line measurements</td>
<td>29</td>
</tr>
<tr>
<td>2.5.3</td>
<td>Limitations of line efficacy</td>
<td>30</td>
</tr>
<tr>
<td>2.6</td>
<td>14- and 30-Bus System Examples</td>
<td>30</td>
</tr>
<tr>
<td>2.6.1</td>
<td>Generator Reactive Power Reduction in a 14-Bus System</td>
<td>30</td>
</tr>
<tr>
<td>2.6.2</td>
<td>Voltage Correction in a 14-Bus System</td>
<td>34</td>
</tr>
<tr>
<td>2.6.3</td>
<td>Line Current Reduction in a 30-Bus System</td>
<td>35</td>
</tr>
<tr>
<td>3</td>
<td>DSSC Operation and Design Principles</td>
<td>38</td>
</tr>
<tr>
<td>3.1</td>
<td>Emulated Reactance and Injected Reactance</td>
<td>38</td>
</tr>
<tr>
<td>3.2</td>
<td>Basic DSSC Operation Principles</td>
<td>41</td>
</tr>
<tr>
<td>3.2.1</td>
<td>DC-side ripple</td>
<td>41</td>
</tr>
<tr>
<td>3.2.2</td>
<td>SPWM Control</td>
<td>42</td>
</tr>
<tr>
<td>3.2.3</td>
<td>Constant duty cycle control</td>
<td>43</td>
</tr>
<tr>
<td>3.3</td>
<td>Full DSSC Design</td>
<td>44</td>
</tr>
<tr>
<td>3.3.1</td>
<td>DSSC design process</td>
<td>44</td>
</tr>
<tr>
<td>3.3.2</td>
<td>Capacitive DSSC operation</td>
<td>47</td>
</tr>
<tr>
<td>3.3.3</td>
<td>VSI filter design</td>
<td>48</td>
</tr>
<tr>
<td>3.3.4</td>
<td>Design example</td>
<td>49</td>
</tr>
<tr>
<td>3.3.5</td>
<td>Transmission system applications</td>
<td>52</td>
</tr>
</tbody>
</table>
3.4 VSI Power Loss .................................................. 54
   3.4.1 Inductor loss .............................................. 55
   3.4.2 Conduction loss ......................................... 56
   3.4.3 Switching loss ........................................... 61
   3.4.4 Total power loss and effective efficiency .......... 63

4 Hardware Design and Experimental Results .................. 66
   4.1 Basic Inverter Design ...................................... 66
      4.1.1 Parts selection ....................................... 66
      4.1.2 Sensors ................................................. 68
      4.1.3 Switching frequency selection ....................... 70
      4.1.4 Filter design .......................................... 71
   4.2 DSSC Application ........................................... 74
      4.2.1 AC synchronization ..................................... 76
      4.2.2 SPWM ac-side regulation .............................. 77
      4.2.3 SPWM dc-side regulation .............................. 81
      4.2.4 SPWM control with ac- and dc-side regulation .... 88
      4.2.5 Constant duty cycle control ......................... 91
   4.3 Hardware Experiments ...................................... 93

5 Conclusions ..................................................... 101
   5.1 Summary of Contributions ................................ 101
   5.2 Future Work ................................................ 103
Bibliography

Appendix

A  Derivation of Transmission System Linear Coefficients 109

B  Complete Piecewise Transistor Current Equations 113

C  Component Parameters for Inverter Loss Model 116
Tables

Table

1.1 Transmission system investment required with only added line capacity [24] . . . . . . . 8
1.2 Transmission system investment required with DSSCs and added line capacity [24] . 9

2.1 Three-bus system unperturbed load flow solution . . . . . . . . . . . . . . . . . . . . 18
2.2 Three-bus system line parameters \( (z = (0.893 + j4.13) \times 10^{-3} \text{ p.u./mile}) \) . . . . . . 18
2.3 Linear coefficients derived for three-bus system . . . . . . . . . . . . . . . . . . . . . 19
2.4 Alternative three-bus system load flow solution for current overload . . . . . . . . . 21
2.5 Three-bus small signal line current coefficients in alternative overload case . . . . . . 22
2.6 Nine-bus system unperturbed load flow solution . . . . . . . . . . . . . . . . . . . . . 25
2.7 Generator Reactive Power in 14-Bus System . . . . . . . . . . . . . . . . . . . . . . . 31
2.8 Coefficients relating selected five lines to five generators . . . . . . . . . . . . . . . . 33
2.9 Results for 5% reduction in all generator reactive power . . . . . . . . . . . . . . . . 33
2.10 Coefficients relating selected three lines to load bus voltages . . . . . . . . . . . . . . 34
2.11 Results for voltage correction to Buses 9, 11, and 12 . . . . . . . . . . . . . . . . . . 35
2.12 Results for current reduction in 30-bus system . . . . . . . . . . . . . . . . . . . . . . . 37

3.1 DSSC operating points and total required number of devices for three design exam-

3.2 Power loss comparison of VSI under SPWM vs. constant duty cycle control schemes 64

4.1 Inverter LCL filter design parameters and resulting filter component values. . . . . 72
4.2 LCL filter inductor design .................................................. 73
4.3 DC- and ac-side regulation parameters and design for SPWM control ......... 86
4.4 Experimental results comparing SPWM and constant duty cycle control operation
    \((C_{dc} = 100 \, \mu F)\) .................................................. 100
4.5 Predicted power loss components from inverter loss model ....................... 100
### Figures

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.1</td>
<td>Illustration of DSSC modules suspended from power lines [19]</td>
</tr>
<tr>
<td>1.2</td>
<td>Simple two-bus system with, generator, load, and transmission line with connected DSSC</td>
</tr>
<tr>
<td>1.3</td>
<td>Load bus voltage $V$ vs. load power $P$ for a two-bus system, with varying line impedance $X_{tot}$</td>
</tr>
<tr>
<td>1.4</td>
<td>Generator reactive power $Q_g$ vs. load power $P$ for a two-bus system, with varying line impedance $X_{tot}$</td>
</tr>
<tr>
<td>1.5</td>
<td>Alternative two-bus system with DSSC and two generators</td>
</tr>
<tr>
<td>1.6</td>
<td>Complete circuit for active DSSC</td>
</tr>
<tr>
<td>2.1</td>
<td>Example three-bus system with DSSCs on all lines</td>
</tr>
<tr>
<td>2.2</td>
<td>Graphical representation to illustrate raising Bus 3 voltage $V_3$ in the system of Fig.</td>
</tr>
<tr>
<td>2.3</td>
<td>For two bus system, model prediction error in (a) incremental change in value and (b) final value vs. change in line reactance</td>
</tr>
<tr>
<td>2.4</td>
<td>Model final value prediction error vs. change in line reactance for nearly unstable system</td>
</tr>
<tr>
<td>2.5</td>
<td>IEEE standard nine-bus test system</td>
</tr>
<tr>
<td>2.6</td>
<td>Graphical representation of DSSC effect on lowering $I_{28}$</td>
</tr>
</tbody>
</table>
2.7 Graphical representation of DSSC effect on lowering $I_{14}$ ........................................ 26
2.8 Graphical representation of DSSC effect on raising $V_7$ ........................................... 27
2.9 IEEE 14-bus test case [33] .................................................................................. 31
2.10 IEEE 30-bus test case [33] .................................................................................. 36

3.1 DSSC with emulated reactance $X_e$ ....................................................................... 39
3.2 Injected reactance $X_{inj}$ vs. emulated reactance $X_e$ .............................................. 39
3.3 Injected voltage $V_{ac}$ vs. emulated reactance $X_e$ .................................................... 40
3.4 VSI signals for capacitive operation .......................................................................... 43
3.5 LCL filter schematic ................................................................................................. 48
3.6 LC filter schematic ..................................................................................................... 49
3.7 For inductive and capacitive operation, as a function of $I_\ell$, (a) the maximum possible value of $|X_{inj}|$, and (b) the duty cycle required to achieve the corresponding value in (a) .......................................................................................................................... 51
3.8 Maximum (a) inductive $X_{inj}$ and (b) capacitive $X_{inj}$ for all three designs ...... 53
3.9 Example of bidirectional conduction mode, with conducting devices labeled .... 58
3.10 Inductor current with “inner” and “outer” ripple current values .......................... 61
3.11 For both control schemes, modeled total power loss (a) and effective efficiency (b) vs. $I_\ell$ for design from Section 3.3.4 ................................................................. 64
3.12 VSI effective efficiency vs. duty cycle under constant duty cycle control .... 65

4.1 Basic inverter design ................................................................................................. 67
4.2 Schematic for single voltage sensor channel .............................................................. 69
4.3 Hardware measurement of $v_{ac}$ and resulting sensor output ................................ 69
4.4 Small signal ac model for VSI with series inductor filter, acting as a current source connected to a voltage source ................................................................. 70
4.5 Inverter LCL filter ..................................................................................................... 71
4.6 LCL filter transfer functions: VSI as a current source connected to voltage source (green) and VSI as a voltage source connected to a current source (blue) .... 72

4.7 VSI hardware test setup, with a voltage source and series resistance to emulate a current source ................................................................. 75

4.8 Switching-averaged model of DSSC VSI ........................................... 77

4.9 Small signal ac model of DSSC VSI ..................................................... 78

4.10 Reduced small signal ac model of DSSC VSI ...................................... 78

4.11 Bode plot of VSI $G_{vd}(s)$ response for DSSC SPWM application .......... 80

4.12 Bode plot of VSI $v_{ac}$ closed loop gain for DSSC SPWM application .... 81

4.13 Simulation of VSI ac-side regulation, with $v_{ac} = 41.6V_{\text{rms}}$ and $i_{ac} = 10A_{\text{rms}}$ ...... 82

4.14 Control loop diagram for $V_{dc}$ regulation ......................................... 83

4.15 Bode plot of VSI uncompensated $V_{dc}$ closed loop gain for DSSC SPWM application 84

4.16 Simulation of VSI dc-side regulation, with $v_{ac} = 41.6V_{\text{rms}}$ and $i_{ac} = 10A_{\text{rms}}$ and no use of a lookup table ........................................ 87

4.17 Simulation of VSI dc-side regulation, with $v_{ac} = 41.6V_{\text{rms}}, i_{ac} = 10A_{\text{rms}}$ and sinusoid reference lookup table employed ............................................................. 88

4.18 Complete feedback system for VSI SPWM control .............................. 89

4.19 Long-time scale simulation of VSI with ac- and dc-side regulation implemented ... 90

4.20 Short-time scale simulation of VSI with ac- and dc-side regulation implemented ... 90

4.21 Simulation of constant duty cycle control under two different operating conditions . 92

4.22 Hardware test of VSI ac-side regulation, with $v_{ac} = 41.6V_{\text{rms}}, i_{ac} = 10A_{\text{rms}},$ and $V_{dc} = 100 V$ ................................................................. 93

4.23 Hardware test of VSI dc-side regulation, with $v_{ac} \approx 40V_{\text{rms}}$ and $i_{ac} = 10A_{\text{rms}};$ horizontal scale is 10 ms per division ........................................ 94

4.24 Hardware test of VSI dc-side regulation, with $v_{ac} \approx 40V_{\text{rms}}$ and $i_{ac} = 10A_{\text{rms}};$ horizontal scale is 1 s per division ........................................ 95

4.25 Hardware test of VSI under SPWM control with both ac- and dc-side regulation .. 95
4.26 Hardware test of VSI under SPWM control with both ac- and dc-side regulation,
zoomed in to time scale of switching period (20 $\mu$s per division) near maximum value
of $v_{ac}$ ................................................................. 96

4.27 Hardware test of VSI under SPWM control with both ac- and dc-side regulation,
zoomed in to time scale of switching period (20 $\mu$s per division) near zero-crossing
of $v_{ac}$ ................................................................. 97

4.28 Hardware test of VSI under constant duty cycle control control ......................... 98

4.29 Hardware test of VSI under constant duty cycle control control, zoomed in to time
scale of switching period (20 $\mu$s per division) near zero-crossing of $v_{ac}$ ............... 99

4.30 Hardware test of VSI under constant duty cycle control control, zoomed in to time
scale of switching period (20 $\mu$s per division) near maximum value of $v_{ac}$ ........... 99
Chapter 1

Introduction

The United States Energy Information Administration predicts that nationwide demand for electricity will grow by about 25% over the next 20-30 years [1,2], and the electric grid must likewise grow and modernize in order to maintain efficiency and reliability. Improvements in system capacity and functionality are necessary to ensure generation assets are more fully utilized, especially in the case of increased penetration of intermittent sources like solar and wind [3–7].

Compensation devices are often employed to increase system capacity. Mechanically switched shunt capacitor banks and rotating synchronous compensators, for example, have traditionally been employed to inject and absorb reactive power, stabilizing the system by maintaining proper voltage levels and reducing line currents [8–10]. More recently, power electronics-based flexible AC transmission system (FACTS) devices, such as static VAr compensators, static synchronous series compensators, unified power flow controllers, and static synchronous compensators (STATCOM), have been introduced to improve compensation control and functionality [11–16]. Such devices may operate in shunt or series (or both, as with unified power flow controllers [17,18]), and can be designed for transmission levels as high as 345kV and 200MVA [19]. While FACTS have been demonstrated in many utility-scale installations [20,21], widespread deployment has been hampered by technical and cost challenges [19].

A new class of FACTS devices, called distributed static series compensators (DSSC), has been developed that may overcome the drawbacks of existing FACTS technologies [19, 22–25]. DSSCs are small, modular units that connect to the transmission system through a single turn
DSSC Modules

Figure 1.1: Illustration of DSSC modules suspended from power lines [19]

transformer (STT) suspended from a transmission line. Through some combination of passive and active components on the secondary side of the STT, the DSSC may emulate a small series reactance on the line. A large number of these units may be deployed in a transmission system, allowing careful control of the system power flows. DSSCs’ small size, easy installation, and relatively low power capacity also make them a highly scalable alternative to existing FACTS solutions. Fig. 1.1 shows a simple illustration of DSSCs deployed, as intended, along the length of a transmission line. Whereas most transmission system upgrades require a large upfront capital investment and an oversized design to accommodate growing system capacity over the long life of the device, single DSSCs may be added to the transmission system as needed [24].

The modular and distributed nature of DSSCs allows them to be deployed throughout a transmission system; however, thorough analysis of their impact on a system is limited in the literature. The complex, nonlinear nature of a large power system makes it difficult to predict what changes a DSSC may cause. Likewise, without the computational intensity of repeated load flow solutions, it is not apparent to a system operator which installed DSSCs should be used, and in what amount, to achieve some compensation goal. This thesis presents a model that reduces a power system to a set of linear coefficients that relate system operating points to the reactance injected by the DSSC. Similar work has been shown in [26], which relates power system quantities using sensitivity analysis. In Chapter 2, this thesis presents a more complete derivation of the model, an additional calculation for DSSC analysis, and an in-depth discussion of how system behavior relates to DSSC deployment.
The method for creating the model presented here is based on the DSSC as a controllable series reactance. Practical design considerations limit the injected reactance to a small fraction of the connected line impedance; as such, the DSSC reactance may be considered a small perturbation to the existing line impedance. Consequently, a linearized model of a transmission system may be developed using standard perturbation and linearization methods on the network power balance equations. In contrast to well-known methods of transmission system linearization [27], which include work related to FACTS devices [28], this method is derived from the DSSCs’ physical, rather than purely mathematical, perturbations to line impedances. Thus, they linearize the system for the resulting actual perturbations to the system operating points. This model quickly and efficiently reveals how a DSSC on one line effects all bus operating points (voltage, power, etc.), or how DSSCs are best used on any or all lines to influence a given operating point.

The model is further used to derive a figure of merit, called line efficacy, to indicate whether DSSCs on that line will have a large impact on system operation. The efficacy of a line can be determined based solely on the current and impedance on the line. Within limitations that will be discussed, efficacy measurements can be used to compare lines to identify which are best suited for DSSC deployment. Unlike the complete linearized model, efficacy can be calculated without knowledge of the system operating points or even the system topology.

1.1 Reactive Power Compensation

1.1.1 Effects of a DSSC on a two-bus system

Like other compensation devices, DSSCs may be used to increase power system capacity. As a simple introductory example, consider the effect of DSSCs on the real power capacity of a simple two-bus system, pictured in Fig. 1.2. For this basic system, the relationship between line impedance and system operating points is well known and easy to derive. This simple example is used to highlight the use of DSSCs for three compensation benefits: line current reduction, bus voltage correction, and generator reactive power reduction. In this case, closed-form expressions
Figure 1.2: Simple two-bus system with, generator, load, and transmission line with connected DSSC

can be found for all three.

In the system pictured in Fig. 1.2, Bus 1 is the slack bus with voltage $\bar{E}$ and a reference phase of zero ($\bar{E} = E\angle 0 = E$), and Bus 2 is a load bus with voltage $V$ and phase $\delta$ ($\bar{V} = V\angle \delta$). The load power ($S = P + jQ$) is constant, with power factor angle $\phi = \tan^{-1}(Q/P)$. The line impedance is approximated to be purely a series reactance $X$, with losses and shunt impedance neglected. A DSSC is also connected, adding a variable series reactance $X_{DSSC}$.

1.1.2 Load bus voltage control

The relationship between transferred power and load bus voltage $V$ may be expressed in a few different ways. First, the maximum allowed load power – i.e., the system capacity – is

$$P_{\text{max}} = \frac{E^2 \cos \phi}{2X_{\text{tot}}(1 + \sin \phi)} ,$$  

(1.1)

where $X_{\text{tot}} = X + X_{DSSC}$. Traditionally, the system capacity is increased by adjusting the load power factor ($pf = \cos \phi$) using compensation devices connected to the load bus, while the line impedance is fixed. However, (1.1) shows that the capacity may also be increased by reducing the total line reactance $X_{\text{tot}}$, which can be achieved by controlling DSSCs to emulate series capacitance ($X_{DSSC} < 0$).

Given a fixed load power, increasing the system capacity has the effect of raising the load bus voltage. If $P$ and $Q$ are the real and reactive power absorbed by the load, respectively, the load bus voltage magnitude $V$ may be derived as a function of the system operating points:

$$V = \sqrt{\frac{E^2}{2} - X_{\text{tot}}Q \pm \sqrt{\frac{E^4}{4} - X_{\text{tot}}^2P^2 - X_{\text{tot}}E^2Q}} ,$$  

(1.2)
For $V$ as a function of $P$, (1.2) gives the well-known PV load characteristic curves. Fig. 1.3 illustrates how these PV curves relate to the line reactance. For a given $P$, there are two solutions for $V$. It is necessary to choose the upper solution on the curve, both for stability purposes and to maintain $V \approx E$ [30]. Fig. 1.3 shows that decreasing $X_{tot}$ raises $P_{max}$, which is the right-most vertex point of each curve. The plot also shows that, for a fixed load power $P$, decreasing $X_{tot}$ increases $V$. Simply put, raising load bus voltage has the effect of increasing system capacity, and vice versa; $X_{DSSC}$ can be used to control both.

1.1.3 Generator reactive power control

Rotating machines typically have limited reactive power output capacity, due to limits on their excitation voltage [10]. DSSCs can be used to prevent generators from exceeding these limits, potentially allowing load to be increased at fixed power factor. This is the clearest illustration of DSSCs as reactive power compensators: they can be controlled to inject reactive power into the system in order displace reactive power from a generator.

Considering the system in Fig. 1.2, the reactive power required from the generator is

$$Q_g = \frac{E^2}{2X_{tot}} \pm \sqrt{\left(\frac{E^2}{2X_{tot}}\right)^2 - \frac{QE^2}{X_{tot}} - P^2}.$$  \hspace{1cm} (1.3)

Equation (1.3) is illustrated in Fig. 1.4, where $Q_g$ is plotted against load power (with fixed $\phi$) for

![Figure 1.3: Load bus voltage $V$ vs. load power $P$ for a two-bus system, with varying line impedance $X_{tot}$](image-url)
Figure 1.4: Generator reactive power $Q_g$ vs. load power $P$ for a two-bus system, with varying line impedance $X_{tot}$

different values of $X_{tot}$. For a given $P$, the lower corresponding value of $Q_g$ is desired. Fig. 1.4 shows that, for fixed $P$, decreasing $X_{tot}$ (corresponding to $X_{DSSC} < 0$ and thus positive injected reactive power) also decreases $Q_g$.

Fig. 1.4 also shows that, similar to the $PV$ relationship (Fig. 1.3), there is a maximum value of $P$ (the right-most point on the curve) above which the generator cannot supply sufficient reactive power. This capacity can be increased by using DSSCs to decrease $X_{tot}$.

### 1.1.4 Line current control

According to [19], the primary benefit of DSSCs is their ability to reduce line current, especially in an overload condition. This functionality is easily illustrated by a slightly different two-bus system, pictured in Fig. 1.5. The line current magnitude is

$$I = \frac{\sqrt{V_1^2 + V_2^2} - 2V_1V_2\cos(\delta_1 - \delta_2)}{X_{tot}}. \quad (1.4)$$

Obviously, raising $X$ in this case will reduce the line current. As [23] describes in detail, line current overload conditions are a frequent cause of system capacity limitations. On larger transmission systems, a line may be operating at or near its current limit, preventing the active power present in the system from being increased, even when the system itself is not near its mathematical power limit $P_{max}$ (as in Sections 1.1.2 and 1.1.3) and no other lines or devices are overloaded. In this
situation, DSSCs may be used to steer current to more lightly loaded lines so that, by relieving an existing overload condition, the capacity of the entire system is raised.

1.2 Distributed Static Series Compensators

DSSCs may be used to achieve the compensation functionality described above. They consist, at the minimum, of a single turn transformer (STT) that clamps directly to a transmission line. Different functionality and performance levels may be achieved depending on the hardware connected to the secondary side of the STT. Advanced designs are capable of emulating both inductance and capacitance, and the deployment of many devices on a system allows them to achieve the applications described in Section 1.1.

1.2.1 Economic benefit of DSSCs

The economic justification has been studied in-depth in [24]. The authors present two side-by-side 20-year growth cases for the hypothetical IEEE 39-bus test system. In one case, load growth is accommodated by installing new transmission lines where needed. In the other case, DSSCs are deployed on the transmission line to increase its capacity.

In the test case simulation, the system load increases by 2% annually, while wind generation capacity increases by 1% per year in order to meet mandated renewable energy requirements. Other generation assets do not change. The system load flows are found in each iteration, and it is determined if any transmission line has reached its thermal capacity while ensuring that the wind assets are not curtailed. If a line exceeds its limit, then either (1) a new, equally rated line is installed in parallel to the overloaded line; or (2) DSSCs are installed, and new lines are also built.
The system investments are calculated in terms of MW-miles. For a transmission line, this is simply the product of a line’s rating and its length. It is necessary to represent DSSC investment in equivalent terms. If DSSCs cost $100 per unit kVA of capacity, and transmission lines cost $1000/MW-mile, then 1MVA of DSSC capacity costs the same as 100MW-miles of new line capacity.

Tables 1.1 and 1.2, reproduced from [24], show the results of the simulation. The required investment if only new lines are installed is twice the investment if DSSCs are used as well. Multiple upgrades to a single transmission path are especially costly, as the number of parallel lines is doubled each time an upgrade is required. Without DSSCs, Line 30 is upgraded four times and Line 20 is upgraded twice, while with DSSCs Line 30 is only upgraded three times.

### 1.2.2 DSSC designs

The most basic DSSC is a passive design, presented in [19]. It uses only a switch on the secondary side of the STT connected to the transmission line. When the switch is closed, the STT magnetizing inductance is shorted and the device has no effect. When the switch is open, the magnetizing inductance is reflected through the STT in series with the line. This design is simple but limited in functionality, as the device can supply only a fixed value of series inductance.

An improved design, the active DSSC proposed in [19, 23, 25] features a voltage source in-

<table>
<thead>
<tr>
<th>Year</th>
<th>Line Number</th>
<th>Line Length (mi)</th>
<th>Capacity added (MW)</th>
<th>MW-mi added (×1000)</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>20</td>
<td>100</td>
<td>90</td>
<td>9</td>
</tr>
<tr>
<td></td>
<td>29</td>
<td>167</td>
<td>130</td>
<td>21.7</td>
</tr>
<tr>
<td></td>
<td>30</td>
<td>183</td>
<td>50</td>
<td>9.2</td>
</tr>
<tr>
<td>8</td>
<td>30</td>
<td>183</td>
<td>100</td>
<td>18.3</td>
</tr>
<tr>
<td>11</td>
<td>30</td>
<td>183</td>
<td>200</td>
<td>36.6</td>
</tr>
<tr>
<td>17</td>
<td>30</td>
<td>183</td>
<td>400</td>
<td>73.2</td>
</tr>
<tr>
<td>18</td>
<td>20</td>
<td>100</td>
<td>180</td>
<td>18</td>
</tr>
<tr>
<td></td>
<td><strong>Total</strong></td>
<td></td>
<td></td>
<td><strong>186</strong></td>
</tr>
</tbody>
</table>
verter (VSI) in parallel with the magnetizing inductance on the secondary side of the STT (see Fig. 1.6). By measuring the secondary-side current $I_{ac}$, the VSI can be controlled to produce an injected series reactance $X_{inj} = V_{ac}/(n^2 I_{ac})$ on the line, where the VSI ac-side voltage $V_{ac}$ is synthesized from the dc-side voltage $V_{dc}$ by the VSI. If $V_{ac}$ is controlled to a $\pm90^\circ$ phase difference with respect to $I_\ell$, then its addition allows $X_{inj}$ to be inductive or capacitive, respectively. Equivalently,
Figure 1.6: Complete circuit for active DSSC

the VSI can emulate positive or negative reactance $X_e = V_{ac}/I_{ac}$, corresponding to inductance or capacitance, respectively.

The VSI design presented in [19,23,25] uses an H-bridge with conventional sinusoidally pulse-width modulated (SPWM) control. Under this control scheme, the dc-side voltage is approximately fixed, but with some small ripple. Because this is a purely reactive power application, the dc side only requires a capacitor to store and cycle the energy required by the DSSC. Under SPWM control, the capacitor voltage is not allowed to vary widely, limiting the accessible amount of capacitor energy. In Chapter 3 and 4, a new control scheme is proposed in which the VSI H-bridge operates at constant duty cycle, allowing the dc-side capacitor voltage to cycle from some maximum value to 0 so that the full amount of capacitor stored energy is available to the DSSC.

1.3 Thesis Outline

This thesis addresses two important topics related to DSSCs. Chapter 2 describes a method of power system linearization specific to DSSCs. This method is useful for identifying where in a transmission system DSSCs are best deployed for a given compensation application. Chapters 3 and 4 discuss the design of a single active DSSC unit. Chapter 3 focuses on the operating principles of the DSSC and presents a process for choosing important system components. Chapter 4 then describes in detail the design, implementation, and experimental results of a DSSC VSI constructed...
for this thesis. Finally, Chapter 5 concludes the thesis with a summary of the contributions and potential areas of future research.
Chapter 2

DSSC Deployment Linearization Model

Similar to other compensation devices, DSSCs may be used to increase the capacity of a transmission system by controlling the flow of reactive power. For systems with an arbitrary number of buses, closed-form expressions that relate DSSC injected reactance and system operation may not exist. This chapter discusses the method of perturbing and linearizing a transmission system to produce proportional relationships between system quantities and DSSC injected reactances.

2.1 Linearization Model Derivation

2.1.1 Linearization of network power balance equations

A power system is modeled, by common convention [31], as a collection of $N$ buses connected by lines with known impedances. A bus is characterized by its voltage magnitude $V$, voltage angle $\delta$, and real and reactive power ($P$ and $Q$, respectively) injected into the network. For a given bus, two of these values are unknown and two are known and, for the purpose of this analysis, fixed. For a PV bus, $P$ and $V$ are fixed; for a PQ bus, $P$ and $Q$; for a slack bus, $V$ and $\delta$.

A line is defined by the two buses it connects and is characterized by its admittance:

$$y_{ij} = g_{ij} + j b_{ij} = \frac{1}{r_{ij} + j x_{ij}},$$  \hspace{1cm} (2.1)

where $i$ and $j$ are the buses at either end of the line. In this work, line and bus shunt impedance values are neglected. The admittance matrix $\mathbf{Y}$ for the system is formed with all the line admittances
in conventional fashion:

\[
Y = G + jB = \begin{bmatrix}
\sum_{k=1}^{N} y_{1k} & \cdots & -y_{1N} \\
\vdots & \ddots & \vdots \\
-y_{1N} & \cdots & \sum_{k=1}^{N} y_{Nk}
\end{bmatrix}
\]

Here, \(Y_{ij}, G_{ij}, B_{ij}\), etc, represent elements of \(Y\) and their constituent real and reactive parts, while \(y_{ij}, g_{ij},\) and \(b_{ij}\) are actual admittance and constituent values of Line \(i\)-\(j\) (e.g., \(Y_{22} = \sum_{k=1}^{N} y_{2k}\) and \(Y_{12} = -y_{12}\)).

The network power balance equations relate bus voltages and line admittances to the real and reactive power injected into a network of \(N\) buses at a given Bus \(i\). They are:

\[
P_i = V_i \sum_{k=1}^{N} V_k |G_{ik} \cos(\delta_i - \delta_k) + B_{ik} \sin(\delta_i - \delta_k)|
\]

\[
Q_i = V_i \sum_{k=1}^{N} V_k |G_{ik} \sin(\delta_i - \delta_k) - B_{ik} \cos(\delta_i - \delta_k)|
\]

In order to perturb and linearize (2.2), an incremental perturbation, denoted by a \(\hat{}\) symbol, is added to each term. For example, \(P_i \rightarrow P_i + \hat{p}_i\), or \(V_i = V_i \angle \delta_i \rightarrow (V_i + \hat{v}_i) \angle (\delta_i + \hat{\delta}_i)\), where \(\hat{v}_i\) is a phasor with magnitude \(V_i\) and angle \(\delta_i\). It must be noted that \(\hat{y}\) is a perturbation to \(y\), not \(Y\).

Therefore

\[
Y_{ij} \rightarrow Y_{ij} + \begin{cases} 
\hat{y}_{ij} & \text{for } i = j \\
-\hat{y}_{ij} & \text{for } i \neq j
\end{cases}
\]

The same holds for \(g\) and \(b\).

In order to linearize the power balance equations, first the original operating points of the unperturbed system are determined using traditional load flow techniques. Next, the terms in (2.2) are perturbed and the resulting expressions are expanded. Finally, the original values (i.e., the terms from (2.2)) are subtracted, leaving equations that interrelate the incremental values by constants:

\[
0 = -\hat{p}_i + u_{i,mn}^{pq} \hat{g}_{mn} + u_{i,mn}^{pb} \hat{b}_{mn} + \sum_{k=1}^{N} A_{ik}^{pv} \hat{v}_k + A_{ik}^{p\delta} \hat{\delta}_k
\]
\[0 = -\hat{q}_i + u_{i,mn}^{qq} \hat{g}_{mn} + u_{i,mn}^{qb} \hat{b}_{mn} + \sum_{k=1}^{N} A_{ik}^{qv} \hat{v}_k + A_{ik}^{q\delta} \hat{\delta}_k,\] (2.3b)

where Line \(m-n\) is the perturbed line. The constants \(A\) and \(u\) are formed with the original operating point values (e.g. \(V\), \(G\), \(\delta\), etc; see Appendix A for further details).

### 2.1.2 Solving for the bus perturbations

For each bus, (2.3) is a pair from a system of equations representing all buses of the linearized network. The system of equations may be expressed as follows:

\[0 = u_{mn}^g \hat{g}_{mn} + u_{mn}^b \hat{b}_{mn} + [-I_{2N}A][\hat{p} \ \hat{q} \ \hat{v} \ \hat{\delta}]^T,\] (2.4)

where

\[u_{mn}^g = \left[\begin{array}{cccc} u_{1,1,mn}^{pg} & u_{1,2,mn}^{pg} & \cdots & u_{1,mn}^{pg} \\ u_{2,1,mn}^{pg} & u_{2,2,mn}^{pg} & \cdots & u_{2,mn}^{pg} \\ \vdots & \vdots & \ddots & \vdots \\ u_{N,1,mn}^{pg} & u_{N,2,mn}^{pg} & \cdots & u_{N,mn}^{pg} \end{array}\right]^T,\]

\[u_{mn}^b = \left[\begin{array}{cccc} u_{1,1,mn}^{pb} & u_{1,2,mn}^{pb} & \cdots & u_{1,mn}^{pb} \\ u_{2,1,mn}^{pb} & u_{2,2,mn}^{pb} & \cdots & u_{2,mn}^{pb} \\ \vdots & \vdots & \ddots & \vdots \\ u_{N,1,mn}^{pb} & u_{N,2,mn}^{pb} & \cdots & u_{N,mn}^{pb} \end{array}\right]^T,\]

\[A = \left[\begin{array}{cccc} A_{11}^{pv} & \cdots & A_{1N}^{pv} & A_{11}^{p\delta} & \cdots & A_{1N}^{p\delta} \\ \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ A_{N1}^{pv} & \cdots & A_{NN}^{pv} & A_{N1}^{p\delta} & \cdots & A_{NN}^{p\delta} \\ A_{11}^{qv} & \cdots & A_{1N}^{qv} & A_{11}^{q\delta} & \cdots & A_{1N}^{q\delta} \\ \vdots & \ddots & \vdots & \vdots & \ddots & \vdots \\ A_{N1}^{qv} & \cdots & A_{NN}^{qv} & A_{N1}^{q\delta} & \cdots & A_{NN}^{q\delta} \end{array}\right],\]

\[\hat{p} = [\hat{p}_1 \ \hat{p}_2 \ \cdots \ \hat{p}_N], \ \hat{q} = [\hat{q}_1 \ \hat{q}_2 \ \cdots \ \hat{q}_N],\]

\[\hat{v} = [\hat{v}_1 \ \hat{v}_2 \ \cdots \ \hat{v}_N], \ \text{and} \ \hat{\delta} = [\hat{\delta}_1 \ \hat{\delta}_2 \ \cdots \ \hat{\delta}_N],\]

and \(I_{2N}\) is an identity matrix of size \(2N\).

The bus types (PV, PQ, or slack) provide constraints to the linearization, and the system (2.4) may be simplified by removing the constrained terms. They are defined by the two known,
fixed quantities for a given bus, so perturbations to these values must be zero. First, all constrained terms may be removed from \( \hat{p} \hat{q} \hat{v} \hat{\delta} \), reducing the vector length from 4N to 2N. The reduced vectors are denoted as \( \hat{p}' \), \( \hat{q}' \), etc.

Next, columns may be removed from \(-I_{2N}\) and \(A\). For the slack Bus \(i\), remove column \(i\) from \(A\) and column \(N+i\) from \(-I_{2N}\). For a PQ Bus \(i\), remove columns \(i\) and \(N+i\) from \(-I_{2N}\). For a PV Bus \(i\), remove columns \(i\) and \(N+i\) from \(-I_{2N}\). Concatenating these reduced versions of \(-I_{2N}\) and \(A\), as in (2.4), results in a new matrix \(A'\). \(A'\) is square and invertible, allowing a solution for \(\left[ \hat{p}' \hat{q}' \hat{v}' \hat{\delta}' \right]\) to be found:

\[
\left[ \hat{p}' \hat{q}' \hat{v}' \hat{\delta}' \right]^T = -A'^{-1} \left( u^g_{mn} \hat{g}_{mn} + u^b_{mn} \hat{b}_{mn} \right). \tag{2.5}
\]

### 2.1.3 Perturbation in \(g\) and \(b\)

Equation (2.5) relates the bus parameters to incremental perturbations in \(g_{mn}\) and \(b_{mn}\) of the perturbed Line \(m-n\) and not directly to \(\hat{x}_{mn}\) injected by the DSSC (\(\hat{x}_{mn} = X_{inj}\), as used in Section 1.1.1). The complete solution is a proportional relationship between each bus parameter and \(\hat{x}_{mn}\), so \(\hat{g}_{mn}\) and \(\hat{b}_{mn}\) must be expressed as functions of \(\hat{x}_{mn}\). This relationship is derived using the same perturb-and-linearize method described for the bus operating points. Borrowing from (2.1):

\[
y = \frac{r - jx}{r^2 + x^2}. \tag{2.6}
\]

\(\hat{y}\) is found by replacing \(r\) and \(x\) with their perturbed values and subtracting \(y\):

\[
\hat{y} = \hat{g} + j\hat{b} = \frac{r + \hat{r} - j(x + \hat{x})}{(r + \hat{r})^2 + (x + \hat{x})^2} - \frac{r - jx}{r^2 + x^2}. \tag{2.7}
\]

Simplifying, discarding higher-order terms, and separating the real and imaginary parts gives

\[
\hat{g} = \frac{x^2 - r^2}{(x^2 + r^2)^2} \hat{r} - \frac{2rx}{(x^2 + r^2)^2} \hat{x} \tag{2.8}
\]

\[
\hat{b} = \frac{2rx}{(x^2 + r^2)^2} \hat{r} + \frac{x^2 - r^2}{(x^2 + r^2)^2} \hat{x} \tag{2.9}
\]

For an ideal DSSC, \(\hat{r} = 0\), so (2.8) and (2.9) can be further rearranged to

\[
\hat{g} = 2gb\hat{x} \tag{2.10a}
\]
\[\hat{b} = (b^2 - g^2) \hat{x}. \quad (2.10b)\]

While these expressions use \( g \) and \( b \), the actual physical values of the line admittance, it is preferred to use \( G \) and \( B \), from the admittance matrix, for use in the full system solution. The conversion for this purpose is simple, as \( gb = GB \), \( g^2 = G^2 \), and \( b^2 = B^2 \) in all cases. Therefore,

\[
\begin{align*}
\hat{g} &= 2GB\hat{x} \quad (2.11a) \\
\hat{b} &= (B^2 - G^2) \hat{x}, \quad (2.11b)
\end{align*}
\]

which can be combined into

\[
u_{xmn}^x = 2G_{mn}B_{mn}u_{xmn}^g + (B_{mn}^2 - G_{mn}^2) u_{xmn}^b. \quad (2.12)
\]

Now, by substituting in (2.12) into (2.5), the solution to (2.4) to can be expressed in its final form:

\[
\left[ \hat{p}' \; \hat{q}' \; \hat{v}' \; \hat{\delta}' \right]^T = -A'^{-1}u_{xmn}^x\hat{x}_{mn}. \quad (2.13)
\]

The end result is that the system may be modeled by proportional relationships between the operating point perturbations and injected reactance on Line \( m-n \), with coefficients given by the vector \(-A'^{-1}u_{xmn}^x\).

### 2.1.4 Line current perturbations

The preceding method may also be applied to the line currents. The current on Line \( i-j \) is

\[
\bar{I}_{ij} = y_{ij} (\bar{V}_i - \bar{V}_j). \quad (2.14)
\]

Starting with \( I_{ij}^2 \), the procedure of Section 2.1.1 may be followed to derive the coefficients directly that relate line current magnitude to bus operating points and injected reactance (in this case, with \( \hat{v} \) and \( \hat{\delta} \) found, there is no need to solve for these coefficients as a matrix equation):

\[
\hat{i}_{ij} = A_{ij}^{iv}\hat{v}_i + A_{ij}^{iv}\hat{v}_j + A_{ij}^{i\delta}\hat{\delta}_i + A_{ij}^{i\delta}\hat{\delta}_j + u_{ij}^{rx}\hat{x}_{ij}. \quad (2.15)
\]

The full model, given by (2.13) and (2.15), shows that, depending on bus constraints, a perturbation to the reactance of Line \( m-n \) may cause a perturbation to the operating points of any
bus, even if that bus is not connected to Line \(m-n\). It is reasonable to expect that the deployment of DSSCs on one line may change operating points throughout the system; likewise, DSSCs may be deployed on any and all lines to cause a desired change on one particular bus or line. On the other hand, the determination of which DSSCs to deploy and in what amount may not be intuitive, necessitating this analysis. See Appendix A for a detailed derivation of (2.15).

2.2 Three-Bus System Examples

This section gives a series of examples, using the three-bus system pictured in Fig. 2.1, of the method described in Section 2.1 and the benefits of DSSCs as introduced in Section 1.1.1: voltage correction, line current reduction, and generator reactive power reduction. The required change in line reactance is calculated for a given amount of correction to some system quantity.

2.2.1 Determining the linear coefficients

For the system of Fig. 2.1, Bus 2 and 3 are load (PQ) buses and Bus 1 is the generator/slack bus. The load flow solution is found with the open source power system simulation package MatPower, which uses the Newton-Raphson method to solve the system [32]. Table 2.1 shows the bus operating points, with the previously unknown, variable quantities in bold. Line impedance for the system is \(z = (0.893 + j4.13) \times 10^{-3}\) p.u./mile. Table 2.2 gives the line lengths and resulting values

![Figure 2.1: Example three-bus system with DSSCs on all lines](image-url)
Table 2.1: Three-bus system unperturbed load flow solution

<table>
<thead>
<tr>
<th></th>
<th>P (p.u.)</th>
<th>Q (p.u.)</th>
<th>V (p.u.)</th>
<th>δ (deg.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus 1</td>
<td>0.978</td>
<td>0.579</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Bus 2</td>
<td>0.5</td>
<td>0.25</td>
<td>0.926</td>
<td>-5.22</td>
</tr>
<tr>
<td>Bus 3</td>
<td>0.45</td>
<td>0.20</td>
<td>0.925</td>
<td>-5.35</td>
</tr>
</tbody>
</table>

Table 2.2: Three-bus system line parameters \((z = (0.893 + j4.13) \times 10^{-3} \text{ p.u./mile})\)

<table>
<thead>
<tr>
<th></th>
<th>Length (mi)</th>
<th>G (p.u.)</th>
<th>B (p.u.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line 1-2</td>
<td>40</td>
<td>-1.24</td>
<td>5.76</td>
</tr>
<tr>
<td>Line 1-3</td>
<td>60</td>
<td>-0.826</td>
<td>3.84</td>
</tr>
<tr>
<td>Line 2-3</td>
<td>8</td>
<td>-6.19</td>
<td>28.8</td>
</tr>
</tbody>
</table>

for \(G\) and \(B\).

Using the detailed process described in Appendix A, values are found for \(A\) and \(u^{x}_{mn}\). Based on the bus constraints, the vector of incremental operating point changes is reduced to

\[
\begin{bmatrix}
\hat{p}' \\
\hat{q}' \\
\hat{v}' \\
\hat{\delta}'
\end{bmatrix} = \begin{bmatrix}
\hat{p}_1 \\
\hat{q}_1 \\
\hat{v}_2 \\
\hat{v}_3 \\
\hat{\delta}_2 \\
\hat{\delta}_3
\end{bmatrix}.
\]

Also, columns 2, 3, 5, and 6 are removed from \(-I_{2N}\), and columns 1 and 4 are removed from \(A\), so that

\[
A' = \begin{bmatrix}
-1 & 0 & A^{pw}_{12} & A^{pw}_{13} & A^{p\delta}_{12} & A^{p\delta}_{13} \\
0 & 0 & A^{pw}_{22} & A^{pw}_{23} & A^{p\delta}_{22} & A^{p\delta}_{23} \\
0 & 0 & A^{pw}_{32} & A^{pw}_{33} & A^{p\delta}_{32} & A^{p\delta}_{33} \\
0 & -1 & A^{qw}_{12} & A^{qw}_{13} & A^{q\delta}_{12} & A^{q\delta}_{13} \\
0 & 0 & A^{qw}_{22} & A^{qw}_{23} & A^{q\delta}_{22} & A^{q\delta}_{23} \\
0 & 0 & A^{qw}_{32} & A^{qw}_{33} & A^{q\delta}_{32} & A^{q\delta}_{33}
\end{bmatrix}.
\]

Following the rest of the procedure from Section 2.1 and repeating for each line, the coefficients presented in Table 2.3 are derived.
2.2.2 Voltage correction in a three-bus system

As Fig. 1.3 indicates, bus voltage drops with increasing load power up to a certain power level. Typically, system operators require the bus voltage to remain between 0.95p.u. and 1.05p.u. [34]. If DSSCs are already installed throughout the system, they may be deployed to prevent the load bus voltages from further deviating outside this range. As power electronics devices, they act quickly to restore the voltage as much as possible before other measures can be taken.

Table 2.1 indicates that both load buses are below 0.95p.u. According to Table 2.3, injecting reactance into Line 1-2 will have the biggest impact on \( V_2 \) and \( V_3 \). In order to add the necessary 0.025p.u. to \( V_3 \), the required change in \( X_{12} \) is simple to compute. From Table 2.3:

\[
\hat{v}_3 = -0.214 \hat{x}_{12},
\]

so

\[
\hat{x}_{12} = \frac{0.025}{-0.214} = -0.119 \text{ p.u.}
\]

Similarly, if \( X_{13} \) or \( X_{23} \) are used individually to raise \( V_3 \), then \( \hat{x}_{13} = -0.227 \text{ p.u.} \) or \( \hat{x}_{23} = -2.04 \text{ p.u.} \), respectively.

2.2.3 Graphical representation of system coefficients

In order to make these results more intuitive and accessible, Fig. 2.2 presents a graphical representation of the linear coefficients for the example given in Section 2.2.2. In Fig. 2.2, Bus 3 is highlighted to indicate that its voltage is the quantity of interest and colored blue to indicate that it should be raised. The arrows indicate how the line reactances may be changed to achieve that
Figure 2.2: Graphical representation to illustrate raising Bus 3 voltage $V_3$ in the system of Fig. 2.1

goal. The size of an arrow (and arrowhead) is proportional to the magnitude of the coefficient that relates the reactance of the neighboring line to $V_3$. The arrow sizes are not absolute, but relative to each other for the specific compensation goal (raising $V_3$ in this case). The direction of the arrow indicates whether the reactance must be raised or lowered in order to raise $V_3$. For example, Fig. 2.2 shows that lowering $X_{12}$ has the greatest impact on raising $V_3$, while changing $X_{23}$, the arrow for which is almost too small to be pictured, has almost no effect.

This graphical representation is especially useful for large systems. A complete system of linear coefficient values is best presented in a simple table (as in Table 2.3), but this would be exceedingly cumbersome and difficult to read for a system with large $N$. With a compensation goal already in mind, a diagram like Fig. 2.2 provides a simple and intuitive indication of how the line reactances relate to the system quantity of interest. Section 2.4 will use these diagrams in more detail.

2.2.4 Generator reactive power reduction in a three-bus system

As also mentioned in Section 1.1.1, control of line reactance using DSSCs may be useful to reduce generator reactive power. Consider, for example, that in the system of Fig. 2.1, the generator reactive power must be less than 0.5p.u. $Q_1 = 0.579$p.u., so $\hat{q}_1 = -0.079$p.u. If any
one of the line reactances is changed to achieve this goal, then Table 2.3 may be used to find the required individual values of $\hat{x}$:

\[
\hat{x}_{12} = -0.079/0.52 = -0.152\text{p.u.}
\]
\[
\hat{x}_{13} = -0.079/0.241 = -0.327\text{p.u.}
\]
\[
\hat{x}_{23} = -0.079/0.006 = -12.9\text{p.u.}
\]

These results are intuitive: the DSSCs act as series capacitors to lower $X$, injecting $Q$ into the system so that less is required from the generator.

### 2.2.5 Line current reduction in a three-bus system

As shown in the final example of Section 1.1.1, DSSCs may be used to reduce line current, especially in the case of an overload. In this example, the load on the system of Fig. 2.1 is increased (see Table 2.4) in order to demonstrate an overload condition. Using base values of 100MVA and 138kV, $I_{12} = 785\text{A}$, more than the 770A limit for a 138kV line [19]. Therefore, $\hat{i}_{12} = -15\text{A} = -0.037\text{p.u.}$ The procedure given in Section 2.1.4 is followed to find the coefficients (for all lines) given in Table 2.5.

These results match intuition. Raising $X_{12}$ and/or lowering $X_{13}$ will redirect current from Line 1-2 to Line 1-3 and relieve the overload condition on Line 1-2. Also, since Line 2-3 is very short, changing $X_{23}$ has little impact on line current relative to the other line impedances.

<table>
<thead>
<tr>
<th>Bus</th>
<th>$P$ (p.u.)</th>
<th>$Q$ (p.u.)</th>
<th>$V$ (p.u.)</th>
<th>$\delta$ (deg.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus 1</td>
<td>2.62</td>
<td>1.83</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Bus 2</td>
<td>1.1</td>
<td>0.20</td>
<td>0.799</td>
<td>-15.92</td>
</tr>
<tr>
<td>Bus 3</td>
<td>1.3</td>
<td>0.60</td>
<td>0.785</td>
<td>-16.72</td>
</tr>
</tbody>
</table>
Table 2.5: Three-bus small signal line current coefficients in alternative overload case

<table>
<thead>
<tr>
<th></th>
<th>(\hat{i}_{12})</th>
<th>(\hat{i}_{13})</th>
<th>(\hat{i}_{23})</th>
</tr>
</thead>
<tbody>
<tr>
<td>(\hat{x}_{12})</td>
<td>-1.28</td>
<td>1.55</td>
<td>-1.46</td>
</tr>
<tr>
<td>(\hat{x}_{13})</td>
<td>1.06</td>
<td>-0.929</td>
<td>1.01</td>
</tr>
<tr>
<td>(\hat{x}_{23})</td>
<td>-0.147</td>
<td>0.151</td>
<td>-0.153</td>
</tr>
</tbody>
</table>

2.3 Model Accuracy

It is important to understand the limitations of the “small, incremental” conditions the model developed in Section 2.1 assumes. As a simple example, consider that in the case of the previous section it is desired to lower \(I_{12}\) far below the line current limit (770A). DSSCs may be deployed on all lines, and because the model is linear, their impact may simply be added by superposition. In other words,

\[
\hat{i}_{12} = -1.28\hat{x}_{12} + 1.06\hat{x}_{13} - 0.147\hat{x}_{23}
\]  

(2.16) according to Table 2.5. To keep to the assumption of small, incremental perturbation, let the change in reactance not exceed ±10% (\(|\hat{x}_{ij}| \leq |X_{ij} \times \pm 10\%|\)). By changing the line reactances by 10% in the appropriate direction (\(\hat{x}_{12} = 0.017\text{p.u.}, \hat{x}_{13} = -0.025\text{p.u.}, \text{and} \hat{x}_{23} = 0.003\text{p.u.}\)), the model predicts a new value of \(I_{12} = 731\text{A}\). This is verified by repeating the load flow simulation with adjusted line impedances: MatPower gives a new system solution with \(I_{12} = 726\text{A}\). The model error in the incremental change in current \(\hat{i}_{12}\) is 8.5%, but the error in the final value for \(I_{12}\) is only 0.7%.

The two-bus system of Fig. 1.2 offers a more general understanding of the model accuracy. Fig. 2.3 shows a plot of the percent error in all the operating points of interest, comparing accuracy of the (a) predicted incremental change in operating point values and (b) the final values. Percent change in the total line reactance is given in log scale on the x-axis, while percent error is on the linear y-axis.

These figures show that, as expected, the model accuracy drops as the small, incremental change assumption is weakened. Still, in this example the error in the predicted final operating
Figure 2.3: For two bus system, model prediction error in (a) incremental change in value and (b) final value vs. change in line reactance.

Point values (after the DSSCs have been turned on) is acceptably low (≤ 3%) up to as high as a 50% change in line reactance.

However, these results only pertain to this two-bus example, in which the system is operating at a stable operating point (far to the left on a curve from Fig. 1.3). The model accuracy drops as the system becomes less stable, as illustrated in Fig. 2.4. In this case, the system is operating very close to $P_{max}$, far to the right on a curve from Fig. 1.3.

Figure 2.4: Model final value prediction error vs. change in line reactance for nearly unstable system.
These results indicate that the model presented in this thesis is best suited for systems in or near normal operation. By the examples given in Section 2.2, DSSCs are most useful in stable situations where small adjustments are required. Bus voltage-out-of-range, line current overload, and generator reactive power overload are all problems that can occur without the entire system operating on the brink of instability, when more drastic measures are needed.

2.4 Nine-Bus System Examples

Extending the model to a larger system helps illustrate that DSSC deployment may lead to unintuitive results. In this section, the standard IEEE nine-bus test system (Fig. 2.5) is used, and the model results are analyzed with the graphical representation shown in Fig. 2.2. Table 2.6 shows the bus operating points for the nine-bus system in this example, with the previously unknown, variable quantities in bold.

As a first example, it is desired to lower the current in Line 2-8. Fig. 2.6 shows the graphical representation of the linear coefficients in this situation. Line 2-8 is colored pink to indicate that its current will be lowered. As in Section 2.2.3, each arrow is associated with its adjoining line.

Figure 2.5: IEEE standard nine-bus test system
Table 2.6: Nine-bus system unperturbed load flow solution

<table>
<thead>
<tr>
<th></th>
<th>( P ) (p.u.)</th>
<th>( Q ) (p.u.)</th>
<th>( V ) (p.u.)</th>
<th>( \delta ) (deg.)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bus 1</td>
<td>4.05</td>
<td>1.52</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>Bus 2</td>
<td>1.63</td>
<td>1.81</td>
<td>1</td>
<td>-23.3</td>
</tr>
<tr>
<td>Bus 3</td>
<td>0.85</td>
<td>1.58</td>
<td>1</td>
<td>-26.2</td>
</tr>
<tr>
<td>Bus 4</td>
<td>0</td>
<td>0</td>
<td>0.914</td>
<td>-9.72</td>
</tr>
<tr>
<td>Bus 5</td>
<td>-0.9</td>
<td>-0.3</td>
<td>0.881</td>
<td>-18.6</td>
</tr>
<tr>
<td>Bus 6</td>
<td>0</td>
<td>0</td>
<td>0.92</td>
<td>-27.6</td>
</tr>
<tr>
<td>Bus 7</td>
<td>-4.0</td>
<td>-1</td>
<td>0.829</td>
<td>-36.3</td>
</tr>
<tr>
<td>Bus 8</td>
<td>0</td>
<td>0</td>
<td>0.903</td>
<td>-26.9</td>
</tr>
<tr>
<td>Bus 9</td>
<td>-1.0</td>
<td>-0.7</td>
<td>0.857</td>
<td>-18.2</td>
</tr>
</tbody>
</table>

The size of the arrow is proportional to the magnitude of the coefficient relating a change in the reactance of that line to a change in \( I_{28} \). The direction of the arrow indicates whether the reactance should be raised or reduced in order to decrease \( I_{28} \).

In this case, raising \( X_{28} \) has a significant effect on lowering \( I_{28} \). This fits with expectations in that raising a line’s impedance should reduce its current, as in Section 1.1.4. The model also

![Figure 2.6: Graphical representation of DSSC effect on lowering \( I_{28} \)](image-url)
shows that lowering the $X_{14}$ or $X_{36}$ will also have a large impact on $I_{28}$. This suggests that the current out of the generator on Bus 2 can be reduced by lowering other impedances to encourage the other generators to supply more reactive power to the system.

As a second example, it is desired to reduce the current on Line 1-4. Fig. 2.7 shows the graphical model results for this compensation goal. This case suggests, counterintuitively, the opposite effect from the previous example. Here, the current on Line 1-4 is decreased by lowering its own reactance. The model also indicates that lowering $X_{14}$ raises $V_4$, decreasing the voltage drop across $Z_{14}$ and lowering $I_{14}$.

As a final example, note that $V_7$ is very low. Fig. 2.8 shows the model results relating the line reactances to raising $V_7$. As explained in Section 1.1.2, lowering line reactance will raise load bus voltage, and Fig. 2.8 confirms that the reactances of the lines connected to Bus 7 should be lowered in this case. Unexpected here is that lowering the reactance of Line 2-8, which is not connected to Bus 7, has the largest impact on $V_7$. In other words, if the operator of this system needs to raise $V_7$, the first step should be to activate DSSCs on Line 2-8; using DSSCs on the lines connected to Bus 7 will have less effect. This would be difficult to predict without the linearized system model.

![Figure 2.7: Graphical representation of DSSC effect on lowering $I_{14}$](image-url)
2.5 Line Efficacy

From the model of the preceding sections, it is apparent that some lines are more suitable for DSSC deployment by virtue of their relatively large coefficients. In order to facilitate deployment and real-time control of DSSCs, it is of interest to quantify all the coefficient magnitudes of the line collectively as the “line efficacy.” It will be shown that, using the model from the previous section, efficacy can be represented as a positive, scalar value that is based on measurements local to the line and independent of the rest of the system. Efficacy can be compared for multiple lines using only the current and impedance on each line; the system load flow solution and knowledge of the system topology are not necessary.

Section 2.6 presents system examples illustrating the usefulness and limitations of efficacy measurements. It is shown how efficacy can be nearly as useful as the full linearized model to select lines for DSSC deployment, especially when considering the lines close to a bus of interest.
2.5.1 Deriving line efficacy

The line efficacy is derived from (2.13). It is desired to express incremental changes in operating points in terms of a single value related only to local line measurements. Note that $A'$, which is computed using all the bus voltages, does not depend on $m$ or $n$, where Line $m-n$ is the line for which coefficients are being calculated (see Appendix A). On the other hand, $u_{mn}^x$ relies only on the voltage phasors of Bus $m$ and $n$ and the admittance of Line $m-n$, which are local measurements.

Let $\hat{f}$ stand for any subset of $[\hat{p}' \ \hat{q}' \ \hat{v}' \ \hat{\delta}']$. Substituting $\hat{f}$ for the left side of (2.13) requires only the corresponding rows from $-A'^{-1}$ to be used, which are denoted $A_f$:

$$\hat{f}^T = A_f u_{mn}^x \hat{x}_{mn}. \quad (2.17)$$

If the length of $\hat{f}$ is $M$, then $A_f$ must be $M \times 2N$.

Next, each side of (2.17) is multiplied by its transpose and normalized by $\hat{x}_{mn}^2$, and the result is rearranged to:

$$\frac{\hat{f}^T \hat{f}}{\hat{x}_{mn}^2} = u_{mn}^x A_f^T A_f u_{mn}^x. \quad (2.18)$$

The product $A_f^T A_f$ is a $2N \times 2N$ symmetric matrix $H$. $H$ can be diagonalized:

$$H = A_f^T A_f = V_H D_H V_H^T, \quad (2.19)$$

where the eigenvectors of $H$ ($v_{H,1}$, $v_{H,2}$, etc.) form the columns of $V_H$ and the eigenvalues of $H$ ($\lambda_{H,1}$, $\lambda_{H,2}$, etc.) are the diagonal elements of $D_H$. $H$ is positive definite, so its eigenvalues are real and non-negative. Substituting $H$ into (2.18) and expanding gives:

$$\frac{\hat{f}^T \hat{f}}{\hat{x}_{mn}^2} = \sum_{i=1}^{2N} \lambda_{H,i} \left( u_{mn}^x v_{H,i}^T v_{H,i} \right)^2. \quad (2.20)$$

Consider the minimum and maximum eigenvalues of $H$: $\lambda_{min}$ and $\lambda_{max}$, respectively. Substituting these into (2.20) bounds the value of $\hat{f}^T \hat{f}$:

$$\lambda_{min} \sum_{i=1}^{2N} \left( u_{mn}^x v_{H,i}^T v_{H,i} \right)^2 \leq \frac{\hat{f}^T \hat{f}}{\hat{x}_{mn}^2} \leq \lambda_{max} \sum_{i=1}^{2N} \left( u_{mn}^x v_{H,i}^T v_{H,i} \right)^2. \quad (2.21)$$
Because $V_H$ represents a spanning set in $\mathbb{R}^N$, these bounds may be equivalently expressed as:

$$\lambda_{H,\min} u^x_{mn} u^x_{mn} \leq \frac{\hat{\mathbf{f}} \hat{\mathbf{f}}^T}{\hat{x}_{mn}} \leq \lambda_{H,\max} u^x_{mn} u^x_{mn}.$$  \hspace{1cm} (2.22)

(2.22) indicates how a set of system operating points changes with DSSCs deployed on a particular line. The term $\hat{\mathbf{f}} \hat{\mathbf{f}}^T$ is the sum of squares of incremental changes in a particular quantity for all buses, broadly capturing the total effect of DSSC deployment on a system operating point:

$$\hat{\mathbf{f}} \hat{\mathbf{f}}^T = \hat{q}_1^2 + \cdots + \hat{q}_N^2,$$

or

$$\hat{\mathbf{f}} \hat{\mathbf{f}}^T = \hat{v}_1^2 + \cdots + \hat{v}_N^2,$$

etc.

The eigenvalues bounds, $\lambda_{\min}$, and $\lambda_{\max}$, are derived from $A'$, which is independent of the line under consideration. The bounds for $\hat{\mathbf{f}} \hat{\mathbf{f}}^T/\hat{x}_{mn}$ scale with $u^x_{mn} T u^x_{mn}$, leaving $u^x_{mn}$ as the only calculation necessary to estimate the efficacy of a line. Therefore, a figure of merit for the efficacy of Line $m-n$ can be expressed as a positive, scalar value:

$$e_{mn} = \sqrt{u^x_{mn} T u^x_{mn}}$$  \hspace{1cm} (2.23)

The square root is used because (2.18), from which $e$ is derived, is effectively the square of (2.17). Also, note that while (2.17) is a subset case of (2.13), the same value of $u^x_{mn}$ is used regardless of what $\hat{\mathbf{f}}$ stands for. Therefore, the value of $e$ relates to the whole system, rather than specific system quantities.

### 2.5.2 Relating efficacy to line measurements

Using (2.12), efficacy can be expressed as

$$e_{mn} = \frac{I_{mn} \sqrt{V_m^2 + V_n^2}}{|z_{mn}|}.$$  \hspace{1cm} (2.24)

Efficacy can be further approximated by noting that bus voltage magnitudes tend to operate near a nominal value (typically 1p.u.). Assuming $V \approx 1$ p.u. for all buses,

$$e_{mn} \approx \frac{I_{mn} \sqrt{2}}{|z_{mn}|}.$$  \hspace{1cm} (2.25)

Using (2.25) requires very few measurements. Assuming line impedances are known, lines may be compared for DSSC deployment based only on line current measurements, which can be
performed by the DSSCs locally. This is especially valuable because it does not require global knowledge of the network.

### 2.5.3 Limitations of line efficacy

It must be reiterated that local line measurements only provide bounds for $\hat{F}\hat{F}^T$, and more information (i.e., a load flow solution) is needed to compute $\hat{F}$ exactly. Therefore, efficacy is only a prediction, and conclusions based on efficacy may require further analysis. In particular, some knowledge of system topology may indicate when $e$ is not accurate, as discussed in an example in the following section. Additionally, if it is possible to calculate $\lambda_{\min}$ and $\lambda_{\max}$ (if the values of $A_f$ are known), the relative difference between the two indicates the width of the bounds on $e$.

Also, line reactance may need to be raised or lowered depending on the compensation goal. Efficacy pertains only to the relative magnitude of changes in line reactance. Because $e$ is always positive, efficacy does not indicate whether DSSCs should emulate inductance or capacitance. Finally, as discussed in Section 2.3, just as the full linearized model, predictions based on the efficacy are limited by the assumptions of small, incremental changes and by the system stability.

### 2.6 14- and 30-Bus System Examples

This section presents more realistic application examples of the linearized model using the IEEE standard 14- and 30-bus systems [33]. The examples show the use of the full model and line efficacy to achieve the goals of generator reactive power reduction, voltage correction, and line current reduction.

#### 2.6.1 Generator Reactive Power Reduction in a 14-Bus System

As a practical example, consider the IEEE 14-bus test network shown in Fig. 2.9. The system has five synchronous machines (generators) that sink or supply reactive power. Table 2.7 gives the reactive power processed by each generator, as well as the total reactive power injected from each generator (PV) bus into the network. The total reactive power supplied by the generators is 1.07p.u
(or 107MVAR, using a base power $S_{base,3φ} = 100$MVA).

The generator on Bus 2 sources the most reactive power, so reducing $Q_{gen2}$ may be a target for DSSC deployment. The coefficients that relate changes in line impedance to change in $Q_2$ may be found by first solving the system load flow, then by using the process developed in Section 2.1.

Table 2.7: Generator Reactive Power in 14-Bus System

<table>
<thead>
<tr>
<th>Bus</th>
<th>1</th>
<th>2</th>
<th>3</th>
<th>6</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>$Q_{gen}$ (p.u.)</td>
<td>-0.097</td>
<td>0.552</td>
<td>0.292</td>
<td>0.141</td>
<td>0.182</td>
</tr>
<tr>
<td>$Q_{bus}$ (p.u.)</td>
<td>-0.097</td>
<td>0.425</td>
<td>0.102</td>
<td>0.066</td>
<td>0.182</td>
</tr>
</tbody>
</table>
DSSCs should be deployed where they are most effective, and for $Q_2$, the model indicates that Line 1-2 is best: $\hat{q}_2/\hat{x}_{12} = -3.7$, which is greater in magnitude than any other $\hat{q}_2/\hat{x}_{mn}$ coefficient. In order to lower $Q_{gen2}$ by 5% ($\hat{q}_2 = -0.028\text{p.u.}$), for example, the required change in $x_{12}$ is easily computed:

$$\hat{x}_{12} = \frac{\hat{q}_2}{-3.7} = \frac{-0.028}{-3.7} = 0.0075\text{p.u.} \quad (2.26)$$

The resulting estimated value of $Q_{gen2}$ is 0.525p.u. Repeating the load flow analysis with the altered value of $x_{12}$ gives $Q_{gen2} = 0.529\text{p.u.}$, for an error of 0.8%.

The new load flow solution also gives the current through the activated DSSCs, $I_{12} = 1.491\text{p.u.}$ The DSSCs emulate inductance, so the three-phase reactive power they absorb is:

$$Q_{DSSC,12} = I_{12}^2\hat{x}_{12} = 0.017\text{p.u.} = 1.67\text{MVAR}, \quad (2.27)$$

while $Q_{gen2}$ is reduced by 2.33MVAR. In this case, $Q_{gen2}$ is reduced even when additional power is absorbed by Line 1-2 because the reactive power sunk by Bus 1 is also reduced. The effect on other generators cannot be neglected, and here the total generator $Q$ output is in fact increased by 1.57MVAR.

This example shows once again that, for generator reactive power control, the effect of DSSCs may not be intuitive. Capacitive injected reactance may be expected to displace and decrease generator reactive power ($\hat{q}/\hat{x} > 0$), but a complex, highly meshed system may behave with the opposite effects. The linearized model is useful to identify conditions where $\hat{q}/\hat{x} < 0$ – decreasing generator $Q$ by absorbing more reactive power on the line – which would otherwise be difficult to predict.

Rather than solve for the effects on one generator, it is possible to use multiple lines to reduce the total system $Q$. Choosing the five best lines, for example, for reactive power reduction on the five generators can provide an exact solution for the required change in line reactance. The best lines are chosen here by adding all $|\hat{q}/\hat{x}_{mn}|$ values for each generator. (While transformer branches are considered lines for the purpose of load flow analysis, they are disregarded from this model.)

Table 2.8 lists all the $\hat{q}/\hat{x}$ coefficients of the five best lines for $Q$ reduction. They are Lines
Table 2.8: Coefficients relating selected five lines to five generators

<table>
<thead>
<tr>
<th></th>
<th>$\hat{q}_1$</th>
<th>$\hat{q}_2$</th>
<th>$\hat{q}_3$</th>
<th>$\hat{q}_6$</th>
<th>$\hat{q}_8$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\hat{x}_{12}$</td>
<td>5.75</td>
<td>-3.70</td>
<td>0.043</td>
<td>0.020</td>
<td>0.015</td>
</tr>
<tr>
<td>$\hat{x}_{45}$</td>
<td>0.214</td>
<td>0.409</td>
<td>-0.317</td>
<td>0.129</td>
<td>-0.072</td>
</tr>
<tr>
<td>$\hat{x}_{15}$</td>
<td>-0.091</td>
<td>0.500</td>
<td>0.030</td>
<td>0.069</td>
<td>0.017</td>
</tr>
<tr>
<td>$\hat{x}_{34}$</td>
<td>0.021</td>
<td>0.201</td>
<td>-0.261</td>
<td>0.057</td>
<td>0.036</td>
</tr>
<tr>
<td>$\hat{x}_{23}$</td>
<td>0.069</td>
<td>-0.005</td>
<td>0.411</td>
<td>0.026</td>
<td>0.018</td>
</tr>
</tbody>
</table>

1-2, 4-5, 1-5, 3-4, and 2-3. Let $A_q$ be Table 2.8 expressed as a matrix. Then:

$$[\hat{q}_1 \ \hat{q}_2 \ \hat{q}_3 \ \hat{q}_6 \ \hat{q}_8] = [\hat{x}_{12} \ \hat{x}_{45} \ \hat{x}_{15} \ \hat{x}_{34} \ \hat{x}_{23}] A_q. \quad (2.28)$$

As before, it is desired to reduce each $|Q_{gen}|$ by 5%. Table 2.9 shows the solution to (2.28), as well as the desired reduced values of $Q_{gen}$, the actual new values of $Q_{gen}$ based on the new load flow solution, the resulting error, and the power injected into the network by the DSSCs on each line. With these small changes to impedance and reactive power, the model accurately predicts that the total generator reactive power is reduced by 5.87MVar. The total power processed (either absorbed or injected) by the DSSCs is 8.72MVar.

If the load flow solution for this example is not available, line efficacy provides a good substitute. Based on only line current and impedance, the five highest efficacy values are $e_{12} = 33.9$, $e_{45} = 19.9$, $e_{23} = 4.9$, $e_{15} = 4.41$, and $e_{24} = 4.09$. Assume that available measurements (for example, with a perturb-and-observe algorithm) also indicate whether these DSSCs should emulate induc-

Table 2.9: Results for 5% reduction in all generator reactive power

<table>
<thead>
<tr>
<th></th>
<th>$x_{12}$</th>
<th>$x_{45}$</th>
<th>$x_{15}$</th>
<th>$x_{34}$</th>
<th>$x_{23}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\hat{x}$ (p.u.)</td>
<td>$7 \times 10^{-4}$</td>
<td>0.034</td>
<td>-0.027</td>
<td>-0.128</td>
<td>-0.089</td>
</tr>
<tr>
<td>$Q_{DSSC}$ (MVar)</td>
<td>-0.152</td>
<td>-0.869</td>
<td>1.42</td>
<td>0.141</td>
<td>6.15</td>
</tr>
<tr>
<td>Desired (p.u.)</td>
<td>-0.093</td>
<td>0.525</td>
<td>0.277</td>
<td>0.134</td>
<td>0.173</td>
</tr>
<tr>
<td>Actual (p.u.)</td>
<td>-0.092</td>
<td>0.521</td>
<td>0.263</td>
<td>0.14</td>
<td>0.179</td>
</tr>
<tr>
<td>Error (%)</td>
<td>0.18</td>
<td>0.68</td>
<td>5.35</td>
<td>4.22</td>
<td>3.57</td>
</tr>
</tbody>
</table>
tance (Line 1-2) or capacitance (Lines 4-5, 2-3, 1-5, and 2-4), and that the units are commanded to some nominal change in line reactance. For \( \hat{x} = x \times 20\% \) on each line, the total \( Q \) saved from all generators is 3.69MVAr, and the total VAr processed by the DSSCs is 8.56MVAr. This result is on the same scale as with the full model, indicating that efficacy measurements are useful for reactive power reduction.

### 2.6.2 Voltage Correction in a 14-Bus System

Typically, system operators require the bus voltage to remain between 0.95p.u. and 1.05p.u. [34]. In this case, the voltage of Buses 9, 11, and 12 are out of range: \( V_9 = V_{12} = 1.055 \)p.u. and \( V_{11} = 1.057 \)p.u. Selecting the three best lines for voltage correction provides an exact solution for required \( \hat{x} \).

By summing the \( \hat{x}/\hat{v} \) magnitudes for each line, the best lines for voltage correction are Lines 4-5, 6-13, and 9-10. Table 2.10 gives the coefficients that relate these lines to the out-of-range load buses. The required \( \hat{x} \) values to reduce these voltages to 1.05 may be computed exactly by expressing Table 2.10 as a matrix. The results are given in Table 2.11.

The small magnitudes of the values in Table 2.10 indicate that DSSCs have a weaker impact on bus voltages than on generator reactive power. Indeed, previous work on series compensators has shown that they are best-suited for power flow control rather than voltage regulation [11,19,22–25]. The results confirm this, as the required injected reactance values \( \hat{x}_{45} \), \( \hat{x}_{613} \), \( \hat{x}_{910} \), etc. are of magnitude larger than in the example of Section 2.6.1 (see Table 2.9). These \( \hat{x} \) values are also large relative to their respective line impedances, increasing the model error such that one bus

<table>
<thead>
<tr>
<th>( \hat{x} )</th>
<th>( \hat{v}_9 )</th>
<th>( \hat{v}_{11} )</th>
<th>( \hat{v}_{12} )</th>
</tr>
</thead>
<tbody>
<tr>
<td>( \hat{x}_{45} )</td>
<td>-0.0041</td>
<td>-0.0054</td>
<td>0.0014</td>
</tr>
<tr>
<td>( \hat{x}_{613} )</td>
<td>-0.0062</td>
<td>-0.0033</td>
<td>-0.014</td>
</tr>
<tr>
<td>( \hat{x}_{910} )</td>
<td>0.0068</td>
<td>-0.0139</td>
<td>0.0003</td>
</tr>
</tbody>
</table>
Table 2.11: Results for voltage correction to Buses 9, 11, and 12

<table>
<thead>
<tr>
<th></th>
<th>$x_{45}$</th>
<th>$x_{613}$</th>
<th>$x_{910}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\hat{x}$ (p.u.)</td>
<td>0.712</td>
<td>0.442</td>
<td>0.087</td>
</tr>
<tr>
<td>$Q_{DSSC}$ (MVAr)</td>
<td>-1.67</td>
<td>-0.61</td>
<td>-0.04</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>$V_9$</th>
<th>$V_{11}$</th>
<th>$V_{12}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Desired (p.u.)</td>
<td>1.05</td>
<td>1.05</td>
<td>1.05</td>
</tr>
<tr>
<td>Actual (p.u.)</td>
<td>1.048</td>
<td>1.051</td>
<td>1.049</td>
</tr>
<tr>
<td>Error (%)</td>
<td>0.15</td>
<td>0.05</td>
<td>0.14</td>
</tr>
</tbody>
</table>

remains out of range. On the other hand, the DSSC reactive power (2.32MVAr total) is on the same scale as in the previous example, suggesting that roughly the same number of DSSC units are necessary for voltage correction, provided large enough DSSC voltage limitations to allow such high emulated impedance.

In general, lines tend to have a relatively large effect on the voltage of buses to which they are connected. Also, lines connected to one generator, but not two, typically have a relatively large impact on the voltage of nearby buses. Efficacy measurements can make useful predictions when applied locally, ignoring lines connecting two generators. More broadly, the model and the efficacy measurements indicate lines for DSSC deployment equally well.

It is also necessary to determine whether inductive or capacitive injected reactance is required. With traditional compensation devices, reactive power is injected into the network to raise voltage and absorbed to lower voltage. Likewise with DSSCs, most $\hat{v}/\hat{x}$ coefficients are negative. However, the linearized model can reveal counterintuitive cases where $\hat{v}/\hat{x} > 0$. For example, the voltage on Bus 4 is most effectively lowered by decreasing the reactance on Line 4-5. The model predicts this effect with the coefficient $\hat{v}_4/\hat{x}_{45} > 0$.

2.6.3 Line Current Reduction in a 30-Bus System

This example considers line currents in the IEEE 30-bus test case system shown in Fig. 2.10. In [19, 22–25], DSSCs are introduced for current overload applications, and reducing line currents
also improves system efficiency. In this example, Lines 1-2, 10-21, and 12-15 are nearly overloaded, based on 132kV (Line 1-2) and 33kV (Lines 10-21 and 12-15) base voltages and $S_{\text{base},3 \phi} = 100$MVA.

DSSCs are typically most effective in reducing their own line current. In order to lower these three currents by 20%, $\hat{x}$ is calculated separately for each line, and the results are given in Table 2.12. The DSSCs relieve multiple overload conditions by absorbing a total of about 13MVAR.

In general for a highly meshed network, current on a line may be reduced by raising the impedance on that line and lowering the impedance on a neighboring line. Efficacy can be used to determine which neighboring lines are most effective. For example, to reduce $I_{12}$, the neighbor of Line 1-2 with the highest efficacy, Line 1-3, also has the highest $i/\hat{x}$ coefficient. Efficacy also
Table 2.12: Results for current reduction in 30-bus system

<table>
<thead>
<tr>
<th></th>
<th>$x_{12}$</th>
<th>$x_{1021}$</th>
<th>$x_{1215}$</th>
</tr>
</thead>
<tbody>
<tr>
<td>$\hat{x}$ (p.u.)</td>
<td>0.066</td>
<td>0.055</td>
<td>0.1</td>
</tr>
<tr>
<td>$Q_{DSSC}$ (MVAr)</td>
<td>-12.9</td>
<td>-0.126</td>
<td>-0.24</td>
</tr>
<tr>
<td>$I_{12}$</td>
<td>$I_{1021}$</td>
<td>$I_{1215}$</td>
<td></td>
</tr>
<tr>
<td>Initial (A$_{\text{rms}}$)</td>
<td>721</td>
<td>314</td>
<td>318</td>
</tr>
<tr>
<td>Desired (A$_{\text{rms}}$)</td>
<td>577</td>
<td>251</td>
<td>254</td>
</tr>
<tr>
<td>Actual (A$_{\text{rms}}$)</td>
<td>612</td>
<td>265</td>
<td>271</td>
</tr>
<tr>
<td>Error (%)</td>
<td>5.7</td>
<td>5.4</td>
<td>6.2</td>
</tr>
</tbody>
</table>

correctly predicts the best neighboring line for $I_{1215}$. To reduce $I_{1021}$, the model predicts that Line 10-22 is the most effective neighbor of Line 10-21, while efficacy measurements suggest Line 21-22. If the $x_{1021}$ is increased by 20% and the neighboring $x$ is decreased by 20%, the model predicts a 31A$_{\text{rms}}$ reduction in $I_{1021}$ with 6% error, and using efficacy produces an 18A$_{\text{rms}}$ reduction in $I_{1021}$ with 9% error. The actual new current values are 267A$_{\text{rms}}$ and 271A$_{\text{rms}}$ using $x_{1022}$ and $x_{2122}$, respectively. These results disagree, but the practical difference is small: using efficacy to choose DSSCs for current reduction produces a significant benefit. When a line has no neighbor, as with Line 25-26, it may be necessary to lower the impedance of the line, perhaps counterintuitively. This will decrease the voltage drop across the line, causing the current to drop. The linearized model confirms this, as $\hat{i}_{2526}/\hat{x}_{2526} > 0$. 
Chapter 3

DSSC Operation and Design Principles

As the examples of Chapter 2 indicate, the benefit of DSSCs for their compensation applications increases with the magnitude of injected reactance. In other words, it is desired to maximize the capacity for injected reactance. This can be done most directly by adding more DSSC units to a line. But a less costly approach would be to maximize the reactance capability of the individual units. This can be achieved with an active DSSC design that uses a voltage source inverter to emulate reactance. This thesis presents a method for increasing the reactance capabilities further by controlling the VSI with a constant duty cycle.

3.1 Emulated Reactance and Injected Reactance

The basic passive DSSC design has a switch on the secondary side of the single turn transformer, and it is only capable of injecting a single, fixed value of inductive reactance \( X_m = \omega L_m \). Reactance \( X_e \) may be added to the secondary side to interact with \( X_m \), as in Fig. 3.1, potentially allowing the DSSC to emulate capacitance or inductance. \( X_e \) and \( X_m \) are in parallel through the transformer, so the total injected reactance is

\[
X_{inj} = \frac{X_e X_m}{X_e + n^2 X_m}.
\]  

(3.1)

For a desired value of \( X_{inj} \), then, the required \( X_e \) is

\[
X_e = \frac{n^2 X_m X_{inj}}{X_m - X_{inj}}.
\]  

(3.2)
Fig. 3.1: DSSC with emulated reactance $X_e$

Fig. 3.2 shows the relationship between $X_e$ and $X_{inj}$. There are three regions of operation: $X_e$ is capacitive and $X_{inj}$ is inductive (pink); $X_e$ is capacitive and $X_{inj}$ is capacitive (red); $X_e$ is inductive and $X_{inj}$ is inductive (blue). By emulating capacitance exclusively, it is possible to achieve $|X_{inj}| > X_m$.

The advantage of capacitive $X_e$ would be most easily achieved with one or more capacitors on the secondary side of the STT. Multiple capacitors, activated with switches, would allow the

Figure 3.2: Injected reactance $X_{inj}$ vs. emulated reactance $X_e$
DSSC to operate on either side of the vertical $X_m$ asymptote in Fig. 3.2. However, this would suffer the same drawback as the basic passive design, in that the DSSC reactance would be fixed for any value of transmission line current.

An active design using a voltage source inverter (VSI) on the secondary side can greatly improve the functionality of the DSSC. Upon measuring the line current, the device can automatically set its operating point to maximize $X_{inj}$. For example, consider an active DSSC design where $X_{inj} = 2X_m$ at the maximum rated current of the transmission line $I_{ℓ, max}$. It is possible that, at a value of $I_ℓ < I_{ℓ, max}$, the VSI may be controlled so that $X_{inj} > 2X_m$. This improves the performance of the DSSC so that the compensation benefits from Chapters 1 and 2 can be maximized using fewer total devices in the system.

The VSI may alternatively be considered a voltage source, which is controlled to some desired magnitude and with a phase $±90°$ relative to $I_ℓ$. Fig. 3.3 shows the relationship between the injected voltage magnitude – reflected to the secondary side of the STT – $V_{ac}$ and $X_e$. The figure also labels the phase of the voltage for each operating region. As will be discussed in subsequent sections, the primary limiting factor for the DSSC operation is a maximum voltage; Fig. 3.3 indicates how that

![Figure 3.3: Injected voltage $V_{ac}$ vs. emulated reactance $X_e$](image-url)
limit relates to \( X_e \) and in turn to \( X_{inj} \).

This thesis presents a VSI using two control schemes: conventional sinusoidally pulse-width modulated (SPWM) control and constant duty cycle control, a new contribution. This chapter presents the operating principles of the DSSC VSI, a general approach to designing the STT and VSI, and comparison of SPWM control and constant duty cycle control.

### 3.2 Basic DSSC Operation Principles

#### 3.2.1 DC-side ripple

First, it is necessary to understand the relationship between the dc- and ac-side switching-average signals. It assumed for this analysis that the VSI includes a filter (likely an LC filter – see Chapter 4) that sufficiently attenuates current and voltage components at and above the switching frequency \( f_{sw} \), while having no effect at the line frequency \( f_{\ell} \).

In the case of SPWM control, the dc side will have some constant average voltage \( V_{dc} \) with some ripple signal \( v_r(t) \). The ripple is due to the need to balance the time varying ac side power, and it oscillates at twice the line frequency \( 2\omega_{\ell} \). The ripple signal magnitude may be derived based on this balance.

Consider an inverter operating with ac-side voltage and current signals:

\[
v_{ac}(t) = V_{ac}\sqrt{2}\sin(\omega_{\ell}t)
\]

and

\[
i_{ac}(t) = \frac{|S_{ac}|}{V_{ac}}\sqrt{2}\sin(\omega_{\ell}t + \phi),
\]

respectively, where \( S_{ac} \) is a fixed complex power and \( \phi \) is the phase offset. The instantaneous ac-side power is the product of the output voltage and current:

\[
p_{ac}(t) = v_{ac}(t)i_{ac}(t),
\]

which reduces by trigonometric identities to

\[
p_{ac}(t) = |S_{ac}|\cos(\phi) - |S_{ac}|\cos(2\omega_{\ell}t + \phi) = P_{ac} - |S_{ac}|\cos(2\omega_{\ell}t + \phi).
\]
Equation 3.6 indicates that, as expected, the instantaneous ac-side power consists of the real power plus a time-varying component.

Assuming the VSI is ideal, the dc-side power \( p_{dc}(t) = p_{ac}(t) \), with both a constant real power and a time-varying component. Assume that \( C_{dc} \) sufficiently suppresses the switching ripple on the dc side, so that \( i_{dc}(t) \approx \langle i_{dc}(t) \rangle_{T_{sw}} \). If it is also assumed that \( V_r \ll V_{dc} \), then the dc-side current is the instantaneous power divided by \( V_{dc} \):

\[
i_{dc}(t) = \frac{p_{dc}(t)}{V_{dc}} = \frac{1}{V_{dc}}(P_{ac} - |S_{ac}| \cos(2\omega_\ell t + \phi)).
\]

(3.7)

Again, this current has a dc component, which must come from a dc source (e.g. PV panel) and a time-varying component, which must come from the dc link capacitor:

\[
i_c(t) = -\frac{|S_{ac}|}{V_{dc}} \cos(2\omega_\ell t + \phi).
\]

(3.8)

Integrating \( i_c(t) \) and dividing by the dc link capacitance gives an expression for the dc bus ripple:

\[
v_r(t) = \frac{1}{C_{dc}} \int i_c(t) dt = const - \frac{|S_{ac}|}{2\omega_\ell V_{dc}C_{dc}} \sin(2\omega_\ell t + \phi),
\]

(3.9)

where the constant is \( V_{dc} \). Therefore, the dc ripple magnitude is

\[
V_r = \frac{|S_{ac}|}{2\omega_\ell V_{dc}C_{dc}}.
\]

(3.10)

### 3.2.2 SPWM Control

The energy stored by the VSI varies with time. In order to emulate a reactance \( X_e \), the VSI must store a peak quantity of energy \( E_{req} \) twice per line cycle. This energy can be expressed as:

\[
E_{req} = \frac{V_{ac}I_{ac}}{\omega_\ell}.
\]

(3.11)

For the DSSC application, this energy is transferred to and from the dc-side capacitor \( C_{dc} \). The selection of \( C_{dc} \) is central to the overall design, and it is desired to minimize the size of the capacitor both to reduce system cost and to improve reliability. Under SPWM control, the capacitor is chosen with the appropriate voltage rating for the desired dc-side voltage \( V_{dc} \) and sized to limit the dc-side
2ωt voltage ripple. As a result, the energy storage available in $C_{dc}$ is a function of the dc-side voltage:

$$E_{dc} = \frac{2C_{dc}V_{dc,max}^2r}{(1 + r)^2},$$

(3.12)

where $V_{dc,max}$ is the maximum voltage allowed across $C_{dc}$, and $r$ is the magnitude of the voltage ripple as a fraction of $V_{dc}$:

$$r = \frac{V_{dc,max} - V_{dc}}{V_{dc}}.$$  

(3.13)

### 3.2.3 Constant duty cycle control

In order to provide a high injected series reactance, it is desired for $V_{ac}$ to be as high as possible for a given input current, necessitating as much energy stored in $C_{dc}$ as possible. In common VSI applications, where the dc port is a real power source at a fixed dc voltage (such as a battery or PV panel), it is also desired to limit the ripple magnitude, which limits the performance of the VSI under SPWM control. The DSSC application, however, supplies no real power and does not require a fixed dc voltage. Therefore, the energy available from $C_{dc}$ may be increased by allowing a larger ripple.

As shown in Fig. 3.4, when $X_e < 0$, the troughs of the ripple waveform align with the

![Figure 3.4: VSI signals for capacitive operation](image_url)
zero-crossings of the $v_{ac}(t)$. If the ripple is increased until the dc-side voltage reaches zero, the VSI may still produce a sinusoidal waveform by simply operating at constant duty cycle. The resulting dc-side voltage waveform becomes a rectified sinusoid that follows the VSI ac-side voltage. The available energy is increased because $r = 1$ and the capacitor voltage sweeps the full range of voltage between 0 and $V_{dc,\text{max}}$, so

$$E_{dc} = \frac{1}{2} C_{dc} V_{dc,\text{max}}^2,$$

which is a factor of

$$\frac{(1 + r)^2}{4r}$$

greater than with SPWM control.

### 3.3 Full DSSC Design

It is necessary to consider the STT together with the VSI in order to design the complete DSSC system. For this work, the design variables of the STT are the magnetizing inductance $L_m$, which is referenced to the primary side of the STT, and the number of secondary side turns $n$. A complete design using constant duty cycle control, including the value of $C_{dc}$ and the duty cycle required for a given $X_{\text{inj}}$, may be determined iteratively in several steps.

#### 3.3.1 DSSC design process

**STEP 1:** Determine the maximum line current $I_{t,\text{max}}$, the maximum dc-side capacitor voltage $V_{dc,\text{max}}$, the desired injected inductive reactance $X_{des}$ at $I_{t,\text{max}}$, and $L_m$. $I_{t,\text{max}}$ should be known based on the nominal voltage level of the transmission line where the DSSC will be deployed (e.g., 138 kV system) [23]. A preliminary value of $V_{dc,\text{max}}$ may be chosen from among typical values of capacitor and power semiconductor component ratings. It is in the designer’s judgment to select a value that balances performance and cost; common values are in the range of hundreds of volts.

A value of $X_{des}$ may be arbitrarily chosen, provided the functionality of the VSI is leveraged
so that $X_{des} > \omega L_m$. Inductive operation ($X_{des} > 0$) is preferred because the purpose of the active DSSC design is to produce a reactance greater than the magnetizing inductance alone. On the other hand, any amount of capacitive reactance represents an improvement over the passive design.

Finally, the value of $L_m$ is based on the design of the STT core, as detailed in [25]. It is desired to achieve a large value of $L_m$ while minimizing the STT size and weight.

**STEP 2**: Find $n$. The design goal is to achieve $X_{des}$ at $I_{\ell, max}$ and $V_{ac} \sqrt{2} = V_{dc, max}$, where the duty cycle $D = 1$. Therefore,

$$n = \frac{V_{dc, max}}{X_{des} I_{\ell, max} \sqrt{2}}.$$

(3.16)

$n$ must be rounded to an integer value; whether it is rounded up or down may depend on subsequent steps.

**STEP 3**: Find the required dc-side stored energy. First, consider the reactive power processed by the system components: the total reactive power of the DSSC $Q_{DSSC}$, the reactive power absorbed by the magnetizing inductance $Q_m$, and the reactive power injected by the VSI $Q_{req}$. For an ideal system,

$$Q_{DSSC} = Q_m + Q_{req}. \tag{3.17}$$

where $Q > 0$ represents absorbed VAr. Then:

$$Q_{req} = V_{ac} I_{ac} = \frac{V_{ac} I_{\ell}}{n} - \frac{V_{ac}^2}{n^2 \omega \ell L_m}. \tag{3.18}$$

$Q_{req}$ is the magnitude of the time-varying power required from the VSI, and by the convention stated above, $Q_{req} < 0$. The expression for the required time-varying power is $p_{req}(t) = -V_{ac} I_{ac} \sin(2\omega \ell t + \phi)$, which may be integrated to find the time-varying energy required from the VSI:

$$e_{req}(t) = -\frac{V_{ac} I_{ac}}{\omega \ell} \left[ 1 + \frac{1}{2} \cos(2\omega \ell t + \phi) \right]. \tag{3.19}$$

The integration constant is set so that $e_{req}(t)$ never reverses its sign, and the peak VSI stored energy $E_{req}$ is the same as in (3.11). If the VSI is lossless and transmits the full amount of energy
available in $C_{dc}$ (from (3.12) or (3.14)), then

$$E_{dc} = -E_{req} = \frac{1}{\omega_\ell} \left( \frac{V_{dc,max}^2}{2n^2\omega_\ell L_m} - \frac{V_{dc,max}I_{f,max}}{n\sqrt{2}} \right). \quad (3.20)$$

$E_{dc}$ is the energy $C_{dc}$ must store in order for the DSSC to inject $X_{des}$.

**STEP 4:** Determine if component current ratings are exceeded. While the VSI filter must be incorporated for a full analysis of the system currents, a preliminary value of the maximum current magnitude can be determined from $E_{req}$. From (3.11):

$$I_{ac,max} = \frac{2E_{req}\omega_\ell}{V_{dc,max}}. \quad (3.21)$$

$I_{ac,max}$ may be lowered by raising $n$ at the cost of reduced performance (lower $X_{des}$). However, there is a limit to $n$ if the active design is to improve on the inductive performance of the passive design. From (3.16):

$$n < \frac{V_{dc,max}}{\omega_\ell L_m I_{f,max} \sqrt{2}}. \quad (3.22)$$

**STEP 5:** Find the required capacitor value. This is the step where SPWM control is distinguished from constant duty cycle control. Given $V_{dc,max}$, $E_{dc}$ from (3.20), and $r$ if necessary, $C_{dc}$ is easily calculated from (3.12) or (3.14):

$$C_{dc} = \frac{E_{dc}(1 + r)^2}{2V_{dc,max}^2 r} \quad (3.23)$$

under SPWM control; or

$$C_{dc} = \frac{2E_{dc}}{V_{dc,max}^2} \quad (3.24)$$

under constant duty cycle control, respectively.

**STEP 6:** Find the duty cycle for constant duty cycle control. For this step, it is useful to approximate the VSI as a transformer with a $D$:1 turns ratio (assuming three-level switching; with two-level switching this would be $(2D-1)$:1). $X_e$ can be expressed using the duty cycle and capacitor:

$$X_e = -\frac{D^2}{\omega_\ell C_{dc}}. \quad (3.25)$$
Any desired value of $X_{inj}$, either inductive or capacitive, is the parallel combination of $X_e$ and $\omega \ell L_m$ through the STT. The parallel sum can be rearranged to find an expression for $D$:

$$D = n\omega \ell \sqrt{\frac{L_m C_{dc} X_{inj}}{X_{inj} - \omega \ell L_m}}. \tag{3.26}$$

The asymptote at which the DSSC operates as an open circuit occurs for $D = n\omega \ell \sqrt{L_m C_{dc}}$. For $D > n\omega \ell \sqrt{L_m C_{dc}}$, the DSSC emulates an inductor. For $D < n\omega \ell \sqrt{L_m C_{dc}}$, the DSSC emulates a capacitor.

### 3.3.2 Capacitive DSSC operation

This design process does not explicitly regard capacitive operation because it is more important to justify the presence of the VSI by maximizing the inductive performance. Capacitive operation is important, but this work considers it an added benefit of the active DSSC. Certainly a different design process is necessary to optimize capacitive operation.

Neglecting the VSI component ratings, the maximum capacitive value of $X_{inj}$ should be achieved when the VSI supplies all of $E_{dc}$ and is controlled so that $V_{ac}$ lags $I_\ell$. The maximum value of $V_{ac}$ can be found from (3.18) by converting from $Q_{req}$ to $E_{dc}$ and solving for $V_{ac}$:

$$V_{ac} = \frac{1}{2} n\omega \ell L_m I_\ell \left(1 \pm \sqrt{1 + \frac{4E_{dc}}{L_m I_\ell^2}}\right), \tag{3.27}$$

then $X_{inj} = V_{ac}/(nI_\ell)$. The positive solution to (3.27) is the inductive case, and the negative solution is the capacitive case. The resulting VSI current is

$$I_{ac} = \frac{E_{dc} \omega \ell \sqrt{2}}{V_{ac}}. \tag{3.28}$$

In the capacitive case, the DSSC injects reactive power into the transmission system, so the VSI must supply that amount plus the reactive power absorbed by $L_m$. Consequently, the VSI current for the maximum capacitive case is higher than for the maximum inductive case. The maximum capacitive reactance may be limited more by the VSI component ratings than by available energy in $C_{dc}$, depending on $I_\ell$. Alternatively, inductive performance may be sacrificed to reduce the system current by raising $n$.  

3.3.3 VSI filter design

The VSI requires a filter on its ac side to attenuate the significant switching components of $v_{ac}$. The filter must also be designed so that it has no effect on the line frequency signals. In other words, the filter must act as a short circuit at $f_\ell$ and an open circuit at and above $f_{sw}$.

The VSI acts as a controllable voltage source connected in series with a transmission line, which acts as a fixed current source. Whereas an LCL filter, as in Fig. 3.5, is typical for grid tied inverters [35], only an LC filter, as in Fig. 3.6, is necessary for the DSSC application. The voltage transfer function $v_{ac}/v_{sw}$ is not dependent on $L_g$, and the connection of $L_g$ in series with a current source may cause unwanted voltage spikes. Figs. 3.5 and 3.6 also show the damping resistor $R_f$, which is necessary to prevent resonance between $C_f$ and $L_i$.

The exact design of the filter depends on the VSI operating points and switching frequency. Sections 3.1-3.3.2 regard the design and behavior of the device at the line frequency and assume that the filter may be neglected. Details of the filter implemented for this thesis are based on [35] and are discussed in Chapter 4. Specific details of the VSI implementation are also used in the following section on power loss.

![Figure 3.5: LCL filter schematic](image-url)
3.3.4 Design example

Iterations on a basic active SPWM design have been presented in [19, 23, 25]. In [25], details of an STT design are presented: the core, in the shape of a cylindrical annulus, is chosen to achieve $L_m \approx 50 \, \mu H$ with the least possible weight while still fitting around the transmission line. The STT is intended for a 138 kV line, which has a maximum current $I_{\ell,\text{max}} = 750 \, \text{A}_{\text{rms}}$. For example, then, let $X_{\text{des}} = 2X_m = 2\omega_\ell L_m = 37.7 \, \text{m} \Omega$. Also, taking from the VSI design presented in [23], the voltage rating of the dc-side capacitor $V_{\text{dc,\text{max}}} = 900 \, \text{V}$, which means the maximum injected voltage, referenced to the secondary side of the STT, is $V_{\text{ac}} = 900/\sqrt{2} = 636 \, \text{V}_{\text{rms}}$.

Using (3.16), $n=22.5$. In order to keep the VSI currents low, $n$ should be rounded up, so that $n = 23$. The reactive power injected by the VSI is

$$Q_{\text{req}} = \frac{636 \times 750}{23} - \frac{636^2}{23^2 \times 18.9 \times 10^{-3}} = -19.8 \, \text{kVAR}. \quad (3.29)$$

Because the convention used here is that $Q > 0$ corresponds to absorbed reactive power, it is expected that $Q_{\text{req}} < 0$ when emulating capacitance. $C_{\text{dc}}$ is required to store

$$E_{\text{dc}} = \frac{1}{\omega_\ell} \left( \frac{900^2}{2 \times 23^2 \times 18.9 \cdot 10^{-3}} - \frac{900 \times 750}{23\sqrt{2}} \right) = 52.7 \, \text{J}. \quad (3.30)$$

The VSI output current at the peak of the ac cycle under maximum operating conditions is $I_{\text{ac,\text{max}}} = 44.1 \, \text{A}$. This is well within the specifications of available switching devices, such as
the IGBT modules discussed in Chapter 4, even when accounting for some filter inductor current ripple.

Finally, the difference between SPWM control and constant duty cycle control may be highlighted in the choice of $C_{dc}$. Using constant duty cycle control,

$$C_{dc} = \frac{2 \times 52.7}{900^2} = 130 \ \mu F.$$  \hspace{1cm} (3.31)

The required duty cycle to achieve $X_{des}$ is

$$D = 23\omega_f \sqrt{\frac{50 \times 10^{-6} \times 130 \times 10^{-6} \times 37.7 \times 10^{-3}}{37.7 \times 10^{-3} - 18.9 \times 10^{-3}}} = 0.989.$$  \hspace{1cm} (3.32)

In order to find a value for $C_{dc}$ under SPWM control, a value for $r$ must be defined. Assuming $r = 1\%$, a typical value, rearranging (3.12) yields:

$$C_{dc} = \frac{E_{dc}(1 + r)^2}{2V_{dc,max}^2r} = \frac{52.7 \times 1.01^2}{2 \times 900^2 \times 0.01} = 3.3 \text{ mF},$$  \hspace{1cm} (3.33)

which is about 25 times larger. Even with a less conservative value of $r$ – say, 10\% – $C_{dc} = 394 \ \mu F$ is required, which is three times as large in the SPWM case compared to constant duty cycle control.

Equation (3.27) may be used to find the maximum capacitive value of $X_{inj}$. The maximum capacitive value of $V_{ac}$ is

$$V_{ac} = 0.5 \times 23 \times 18.9 \times 10^{-3} \times 750 \left(1 - \sqrt{1 + \frac{4 \times 52.7}{50 \times 10^{-3} \times 750^2}}\right) = -311 \text{ Vrms},$$  \hspace{1cm} (3.34)

which is equivalent to $V_{ac} = 311 \text{ Vrms} \angle -90^\circ$, and the resulting value of DSSC reactance at $I_{\ell,max}$ is

$$X_{inj} = \frac{-311}{23 \times 750} = -18 \text{ m}\Omega.$$  \hspace{1cm} (3.35)

At $I_{\ell,max}$, the duty cycle required to reach this value of $X_{inj}$ is

$$D = 23\omega_f \sqrt{\frac{50 \times 10^{-6} \times 130 \times 10^{-6} \times (-18 \times 10^{-3})}{(-18 \times 10^{-3}) - 18.9 \times 10^{-3}}} = 0.489.$$  \hspace{1cm} (3.36)

This also establishes the limits of operation at $I_{\ell,max}$: for $0.489 < D < 0.989$, $V_{dc,max}$ will be exceeded.
As mentioned in Section 3.1, the VSI improves the DSSC performance relative to a fixed capacitor on the secondary side of the STT. The VSI may be controlled so that the maximum available energy is drawn from $C_{dc}$ under all conditions. If the system is designed as described in this chapter, the magnitude of injected impedance would rise as the line current is lowered from its maximum value $I_{ℓ,max}$. Fig. 3.7 shows the capabilities of the DSSC designed in this section vs. $I_ℓ$, as well as the duty cycle required to maximize the DSSC performance vs. $I_ℓ$.

The peak VSI current for the capacitive case comes from (3.28):

$$|I_{ac,max}| = \frac{52.7ωℓ\sqrt{2}}{|V_{ac}|} = 90.3 \text{ A.} \quad (3.37)$$

This is higher than in the maximum inductive case, but may still be within device limits. For example, the IGBTs used in the hardware design described in Chapter 4 are rated for 150 A. Still, if it is desired to lower this current, the turns ratio may be raised as high as

$$n_{max} = \frac{900}{18.9 \times 10^{-3} \times 750\sqrt{2}} = 45, \quad (3.38)$$

from (3.22), before the VSI has no benefit in the inductive case. Say, for example, $n$ is raised to

![Figure 3.7](image-url)

Figure 3.7: For inductive and capacitive operation, as a function of $I_ℓ$, (a) the maximum possible value of $|X_{inj}|$, and (b) the duty cycle required to achieve the corresponding value in (a)
35. The design process from Section 3.3.1 is started over at Step 3:

\[ E_{dc} = \frac{1}{\omega_L} \left( \frac{900^2}{2 \times 35^2 \times 18.9 \times 10^{-3}} - \frac{900 \times 750}{35\sqrt{2}} \right) = 10.4 \text{ J} \]

and

\[ C_{dc} = \frac{2 \times 10.4}{900^2} = 25.6 \mu\text{F}, \]

so, using (3.27):

\[ X_{inj} = \frac{V_{ac}}{n I_{\ell,\text{max}}} = \frac{1}{2} \times 35 \times 18.9 \times 10^{-3} \times 750 \left( 1 \pm \sqrt{1 + \frac{4 \times 10.4}{50 \times 10^{-3} \times 750^2}} \right) = \{24.2, -5.39\} \text{ m\Omega}, \]

The resulting peak current values are \( I_{ac,\text{max}} = \{8.73, 39.1\} \text{ A} \) for the inductive and capacitive cases, respectively. This process may be repeated iteratively until a suitable design has been found.

### 3.3.5 Transmission system applications

With the practical design given in Section 3.3.4, it is possible to analyze the benefit of active DSSC designs and constant duty cycle control in the context of the system examples presented in Chapter 2.

Consider the first design described in Section 3.3.4. A VSI with \( C_{dc} = 130 \mu\text{F} \) is connected to the secondary side of an STT with \( L_m = 50 \mu\text{H} \) and \( n = 23 \). The maximum line current is \( I_{\ell,\text{max}} = 750 \text{ A}_\text{rms} \), where \( X_{inj,\text{max}} = \{36.9, -18.0\} \text{ m\Omega} \) using constant duty cycle control. Under SPWM control with \( r = 5\% \), the same design produces \( X_{inj,\text{max}} = \{23.9, -5.05\} \text{ m\Omega} \) at \( I_{\ell,\text{max}} \).

Consider, also, a passive design that includes a fixed capacitance \( C_{fix} \) on the STT secondary that, when activated, allows \( X_{inj} = -X_m \):

\[ X_e = \frac{-n^2 X_m^2}{2X_m} = \frac{1}{2}(-23)^2(18.9 \times 10^{-6}) = -4.99 \Omega, \]

from (3.2), so

\[ C_{fix} = \frac{-1}{\omega_L X_e} = 532 \mu\text{F}, \]

\[ (3.39) \]

\[ (3.40) \]
The resulting performance of all three designs is given in Fig. 3.8. Note that because the VSI is designed for constant duty cycle control, performance under SPWM control is worse than the passive performance for capacitive operation.

It is possible to calculate the number of DSSC devices needed for the compensation functions from Chapter 2, given the required values of $\hat{x} = X_{inj}$ and resulting $I_\ell = I_{mn}$. Consider the three-bus voltage correction example from Section 2.2.2. If DSSCs on Line 1-2 are used to correct $V_3$, the required injected reactance is $\hat{x}_{12} = -0.119$ p.u.. The system uses an apparent power base value of $S_{base,3\phi} = 100$ MVA and a line-line voltage base value of $V_{base,\ell\ell} = 138$ kV. Therefore, the impedance base is $Z_{base} = V_{base,\ell\ell}^2/S_{base,3\phi} = 190$ Ω, so for $\hat{x}_{12} = -0.119$, $X_{inj} = -22.6$ Ω. The passive design would require $X_{inj}/X_m = 1,200$ devices per phase, or 3,600 devices total on Line 1-2.

The current base is $I_{base} = S_{base,3\phi}/(V_{base,\ell\ell}\sqrt{3}) = 418$ A$_{rms}$, so the resulting line current is $I_{12} = I_\ell = 366$ A$_{rms}$. At this current $X_{inj,max} = -0.044$ Ω under capacitive operation and constant duty cycle control. Therefore, a total of 1,531 devices are required for all three phases, less than half as many as with the passive design. Also, at this current, the passive design outperforms the
active device using SPWM control with $r = 5\%$, so the SPWM design would require more than 3,600 devices.

As a more realistic case, consider the generator reactive power reduction example in Section 2.6.1. DSSCs are deployed on Lines 1-2, 4-5, 1-5, 2-3, and 3-4, and both capacitive and inductive reactance is injected. Table 3.1 shows the required total number of DSSCs on all lines for each of the three designs. The active design with constant duty cycle control requires, on some lines, an order of magnitude fewer devices, clearly justifying the addition of the VSI. SPWM control also requires far fewer devices on some of the lines, but as Fig. 3.8 indicates, a different design approach – resulting in a larger value of $C_{dc}$ – would be necessary for SPWM control to outperform the passive design at all values of line current.

### 3.4 VSI Power Loss

An additional benefit of constant duty cycle control is that it reduces the power loss in the VSI. In order to analyze this loss for the purpose of comparison and prediction, it is necessary to model the predominant loss mechanisms in the VSI.

This section assumes the VSI uses three-level switching. Under three-level switching, the H-bridge legs alternate with half-cycles of the ac-side voltage: one H-bridge leg switches at high frequency during one half-cycle, while the switch node of the other leg is fixed to the dc-side negative rail. During the other half-cycle, the legs swap operation. The resulting conversion ratio is $D$.

Table 3.1: DSSC operating points and total required number of devices for three design examples using 14-bus generator $Q$ reduction example

<table>
<thead>
<tr>
<th>Line</th>
<th>$X_{\text{inj}}$ (Ω)</th>
<th>$I_\ell$ (A$_{\text{rms}}$)</th>
<th>Passive</th>
<th>SPWM control, $r = 5%$</th>
<th>Constant duty cycle control</th>
</tr>
</thead>
<tbody>
<tr>
<td>Line 1-2</td>
<td>0.132</td>
<td>620</td>
<td>21</td>
<td>16</td>
<td>10</td>
</tr>
<tr>
<td>Line 4-5</td>
<td>6.45</td>
<td>212</td>
<td>1,027</td>
<td>392</td>
<td>192</td>
</tr>
<tr>
<td>Line 1-5</td>
<td>-5.19</td>
<td>302</td>
<td>825</td>
<td>799</td>
<td>281</td>
</tr>
<tr>
<td>Line 3-4</td>
<td>-24.4</td>
<td>43.8</td>
<td>3,890</td>
<td>410</td>
<td>170</td>
</tr>
<tr>
<td>Line 2-3</td>
<td>-16.9</td>
<td>348</td>
<td>2,695</td>
<td>3,160</td>
<td>1,081</td>
</tr>
</tbody>
</table>
### 3.4.1 Inductor loss

The primary sources of power loss in the inductors is the resistance of the windings and the hysteresis of the cores. As Chapter 4 explains in more detail, the inductor \( L_i \) is implemented as a pair of series inductors, \( \frac{1}{2} L_i \), on the high and low branches of the ac side. See Fig. 4.5. In order to find the total resistive loss, first the RMS inductor current over one switching cycle must be determined. The inductor current during a given switching cycle is equal to the ac-side current \( I_{ac} \) at that time (which is approximated as constant during a switching cycle) plus some switching ripple. The RMS current of the waveform, with an average value \( i_{ac} \) and ripple magnitude \( \Delta i_L \), is:

\[
i_{LRms,sw} = \sqrt{i_{ac}^2 + \frac{1}{3} (\Delta i_L)^2}.
\]

During each switching cycle, there is an amount of energy lost related to this RMS current:

\[
W_{cu,sw} = \frac{i_{LRms,sw}^2 R_{cu}}{f_{sw}}.
\]

This value of energy varies over the ac system cycle. The total energy lost over a cycle is the sum of the energies lost in each switching cycle. However, because the switching period is very short compared to the grid period, this sum may be approximated as an integral, with \( T_s \approx dt \). This approximation is used frequently in subsequent calculations. The total power loss, then, is the switching cycle power loss averaged over \( T_\ell = 1/f_\ell \) (and doubled to reflect the two inductors):

\[
P_{cu} = \frac{2}{T_\ell f_{sw}} \int_0^{T_\ell} W_{cu,sw} \, dt.
\]

The core loss may be calculated in a similar fashion. The core experiences a swing in magnetic flux density, \( \Delta B \), over each switching cycle, which is related to the core size and duty cycle:

\[
\Delta B = \frac{(1 - d) v_{ac}}{2 n_L A_c f_{sw}}.
\]

where \( d \) is the H-bridge duty cycle, \( n_L \) is the number of inductor turns, and \( A_c \) is the cross-sectional area of the inductor core. With \( f_\ell \ll f_{sw} \), \( \Delta B \) may be considered a continuous function of time. The power lost in the core during each switching cycle is related to \( \Delta B \) with the following expression:

\[
P_{fe,sw}(t) = K_{fe}(\Delta B(t))^{\beta A_c l_g}.
\]
where \( l_g \) is the length of the inductor air gap, and the values of \( K_{fe} \) and \( \beta \) are typical for ferrite cores operating at the switching frequency \( f_s \). \( P_{fe,sw} \) may then be averaged over the grid period \( T_\ell \) and doubled to get the total core loss of both inductors:

\[
P_{fe} = \frac{2}{T_\ell} \int_0^{T_\ell} P_{fe,sw} \, dt. \tag{3.46}
\]

### 3.4.2 Conduction loss

Typically, the most significant sources of loss in a converter are the solid state switches, which dissipate power both when they are conducting and when they are turned on and off. The VSI design described in Chapter 4 uses IGBTs in the H-bridge. The H-bridge conduction losses, which are due to equivalent on-state resistance and voltage drop of the IGBT and its antiparallel body diode, will be present under any operating condition. In this model, the on-state resistance and forward voltage drop of the IGBT and body diodes are estimated by fitting a line to the I-V characteristic curves given in the device datasheet [45].

The switching average and RMS currents are calculated separately for two different modes that may occur during a grid cycle: unidirectional conduction, where \( \Delta i_L < i_{ac} \), and bidirectional conduction, where \( \Delta i_L > i_{ac} \). With high output power and low inductor current ripple, the bidirectional conduction mode may be very brief, perhaps only a couple switching cycles. However, with low output power and high inductor current ripple, the unidirectional conduction mode may not occur at all. It is valuable to develop a model that accounts for any operating condition.

Thanks to the symmetry of the system, it is only necessary to analyze the loss for one H-bridge leg. The top switch only operates during one half-cycle of \( v_{ac} \); e.g., \( Q_1 \) switches at high frequency when \( v_{ac} > 0 \). Whether the transistor channel or body diode conducts depends on the sign of \( i_{ac} \). When \( v_{ac} < 0 \), \( Q_1 \) does not conduct. The bottom switch is always conducting: \( Q_2 \), for example, switches at high frequency along with \( Q_1 \) when \( v_{ac} > 0 \) and is fixed on when \( v_{ac} < 0 \). As with \( Q_1 \), whether the transistor channel or body diode conducts depends on the sign of \( i_{ac} \). It is necessary to find the RMS and average current values for both switches \( Q_1 \) and \( Q_2 \), including their transistor channels and body diodes separately, for all intervals of the \( v_{ac} \) cycle.
When $Q_1$ is switching, the switching-cycle RMS currents for the transistor channel and diode are, respectively,

$$i_{Q1rms,cont} = \sqrt{d \left(i_{ac}^2 + \frac{1}{3}\Delta i_L^2 \right)} \quad (3.47)$$

and

$$i_{D1rms,cont} = \sqrt{d \left(i_{ac}^2 + \frac{1}{3}\Delta i_L^2 \right)} \quad (3.48)$$

Either one or the other will conduct, depending on the sign of $i_{ac}$. The average $Q_1$ transistor channel and diode current values are, respectively,

$$i_{Q1avg,cont} = d i_{ac} \quad (3.49)$$

and

$$i_{D1avg,cont} = d i_{ac} \quad (3.50)$$

When $v_{ac} > 0$, the average and RMS currents of $Q_2$ are complementary to those of $Q_1$:

$$i_{Q2rms,cont} = \sqrt{(1 - d) \left(i_{ac}^2 + \frac{1}{3}\Delta i_L^2 \right)} \quad (3.51)$$

$$i_{D2rms,cont} = \sqrt{(1 - d) \left(i_{ac}^2 + \frac{1}{3}\Delta i_L^2 \right)} \quad (3.52)$$

$$i_{Q2avg,cont} = (1 - d) i_{ac} \quad (3.53)$$

and

$$i_{D2avg,cont} = (1 - d) i_{ac} \quad (3.54)$$

When $v_{ac} < 0$, $Q_2$ conducts all of the inductor current, either through its transistor channel or its body diode:

$$i_{Q2rms,cont} = i_{D2rms,cont} = \sqrt{i_{ac}^2 + \frac{1}{3}\Delta i_L^2} \quad (3.55)$$

and

$$i_{Q2avg,cont} = i_{D2avg,cont} = i_{ac} \quad (3.56)$$

In the bidirectional conduction mode, $Q_2$ may commutate between its transistor channel and body diode even when $v_{ac} > 0$. During the $d$ sub-interval, with $v_{ac} > 0$, conduction commutates
from the body diodes to the transistor channels of one top and bottom switch. During the $1 - d$ interval, conduction commutates between the body diodes and transistor channels of both bottom switches. Fig. 3.9 illustrates the switching behavior of a bidirectional conduction interval. When $v_{ac} > 0$, the top and bottom transistor channels have an effective duty cycle during bidirectional conduction of

$$d_{effQ1} = d_{effQ2} = d \left( \frac{\Delta i_L + i_{ac}}{2\Delta i_L} \right),$$  \hspace{1cm} \text{(3.57)}$$

and the effective duty cycle of the $f_{sw}$-switching body diodes is

$$d_{effD1} = d_{effD2} = (1 - d) \left( \frac{\Delta i_L + i_{ac}}{2\Delta i_L} \right).$$  \hspace{1cm} \text{(3.58)}$$

When $v_{ac} < 0$, $Q_2$ (whose behavior is equivalent to that of $Q_4$ in Fig. 3.9) conducts through the transistor channel while $i_{sw} > 0$ for an effective duty cycle of

$$d_{effQ2, on} = \left( \frac{\Delta i_L + i_{ac}}{2\Delta i_L} \right),$$  \hspace{1cm} \text{(3.59)}$$

and through the body diode while $i_{ac} < 0$, for an effective duty cycle of

$$d_{effD2, on} = \left( \frac{\Delta i_L - i_{ac}}{2\Delta i_L} \right).$$  \hspace{1cm} \text{(3.60)}$$

Figure 3.9: Example of bidirectional conduction mode, with conducting devices labeled
The transistor channel currents in the high-frequency switching leg ramp from 0 to $i_{ac} + \Delta i_L$, while, in their interval, the body diode currents ramp from $i_{ac} + \Delta i_L$ to 0. The transistor channel and body diode RMS currents for both switches are, respectively,

$$i_{Q\text{rms,disc}} = (i_{ac} + \Delta i_L)\sqrt{\frac{d_{effQ1}}{3}}$$

and

$$i_{Drms,disc} = (i_{ac} + \Delta i_L)\sqrt{\frac{d_{effD1}}{3}},$$

and the average currents are

$$i_{Q\text{avg,disc}} = \frac{1}{2} d_{effQ1}(i_{ac} + \Delta i_L)$$

and

$$i_{D\text{avg,disc}} = \frac{1}{2} d_{effD1}(i_{ac} + \Delta i_L).$$

The RMS currents for the transistor channel and body diode of $Q_2$ when $v_{ac} < 0$ are

$$i_{Q2\text{rms,disc}} = (i_{ac} + \Delta i_L)\sqrt{\frac{d_{effQ2,on}}{3}}$$

and

$$i_{D2\text{rms,disc}} = (i_{ac} + \Delta i_L)\sqrt{\frac{d_{effD2,on}}{3}},$$

and the average currents are

$$i_{Q2\text{avg,disc}} = \frac{1}{2} d_{effQ2,on}(i_{ac} - \Delta i_L)$$

and

$$i_{D2\text{avg,disc}} = \frac{1}{2} d_{effD2,on}(i_{ac} - \Delta i_L).$$

These equations account for all the conduction modes of both the transistor channels and body diodes of $Q_1$ and $Q_2$. Thus, piecewise equations may be built to describe the RMS and average currents through each device over a full ac line cycle. They are called $i_{Q1\text{rms,sw}}, i_{Q1\text{avg,sw}}, i_{D1\text{rms,sw}}, i_{D1\text{avg,sw}}, i_{Q2\text{rms,sw}}, i_{Q2\text{avg,sw}}, i_{D2\text{rms,sw}},$ and $i_{D2\text{avg,sw}}$. The full form of each is given in Appendix B.
As with the calculation of inductor loss, these current expressions may be used to find switching cycle energy loss, which is then averaged over a grid cycle to find total loss. The RMS current is used to find the resistive loss in the transistor channel and body diode of $Q_1$, respectively:

$$P_{Q1,R} = \frac{1}{T_e} \int_0^{T_e} i_{Q1rms,sw}^2(t) R_{on,q} \, dt$$

and

$$P_{D1,R} = \frac{1}{T_e} \int_0^{T_e} i_{D1rms,sw}^2(t) R_{on,d} \, dt,$$

where $R_{on,q}$ and $R_{on,d}$ are the series on-resistance of the device conduction paths. The average current is used to calculate power lost to voltage drops across the transistor channel and body diode of $Q_1$, respectively:

$$P_{Q1,V} = \frac{1}{T_e} \int_0^{T_e} i_{Q1avg,sw}(t) V_{f,q} \, dt$$

and

$$P_{D1,V} = \frac{1}{T_e} \int_0^{T_e} i_{D1avg,sw}(t) V_{f,d} \, dt,$$

where $V_{f,q}$ and $V_{f,d}$ are the forward voltage drops across each device conduction path. The same can be done for $Q_2$:

$$P_{Q2,R} = \frac{1}{T_e} \int_0^{T_e} i_{Q2rms,sw}^2(t) R_{on,q} \, dt,$$

$$P_{D2,R} = \frac{1}{T_e} \int_0^{T_e} i_{D2rms,sw}^2(t) R_{on,d} \, dt,$$

$$P_{Q2,V} = \frac{1}{T_e} \int_0^{T_e} i_{Q2avg,sw}(t) V_{f,q} \, dt,$$

and

$$P_{D2,V} = \frac{1}{T_e} \int_0^{T_e} i_{D2avg,sw}(t) V_{f,d} \, dt.$$

The total switch conduction power loss is the sum of these terms multiplied by the number of legs. Although the current expressions were developed for specific devices, the total power loss is equal in all devices due to the symmetry of the circuit and of the ac cycle.

$$P_{cond} = 2(P_{Q1,R} + P_{D1,R} + P_{Q1,V} + P_{D1,V} + P_{Q2,R} + P_{D2,R} + P_{Q2,V} + P_{D2,V}).$$
3.4.3 Switching loss

The dominant loss mechanism of this inverter design is the energy lost to non-ideal switching of the IGBTs. In particular, the diode reverse recovery loss, which occurs upon diode turn-off, and the IGBT current tailing loss, which occurs upon transistor channel turn-off, are modeled here.

Diode reverse recovery is the process, upon diode turn-off, of removing minority charge stored during diode conduction. When an opposing IGBT is turned on, the stored charge is removed as the diode conducts negative current while remaining forward biased. Consequently, the voltage across the IGBT is $v_{dc}$ while it conducts the current necessary to reverse-recover the diode, and it experiences a significant loss in energy. According to [36], the recovered charge $Q_{rr}$ and the time required for recovery $t_{rr}$ are functions of the diode forward current. During the unidirectional conduction portion of the grid cycle, the diodes turn off at the “inner” values of the inductor current; that is, the diode forward current $I_F = |i_{ac}| - \Delta i_L$ (see Fig. 3.10). During the bidirectional conduction portion of the grid cycle, the diodes experience zero-current switching, and the reverse recovery loss is neglected. From [36], the most appropriate approximations of the relationships

![Figure 3.10: Inductor current with “inner” and “outer” ripple current values](image)
between forward current and reverse recovery parameters are

\[ Q_{rr} = K_{Qrr} \sqrt{v_{dc} i_F} \]  

(3.78)

and

\[ t_{rr} = K_{trr} \frac{1}{i_F}. \]  

(3.79)

The parameters \( K_{Qrr} \) and \( K_{trr} \) are approximated from [45], which provides graphs of diode turn-off energy vs. forward current. Considering the entire grid cycle, the energy lost to reverse recovery in \( Q_2 \) (for example) at each turn-off instance is

\[
W_{rr}(t) = \begin{cases} 
  v_{dc} i_F(t) t_{rr}(t) + v_{dc} Q_{rr}(t), & \text{for } i_{ac}(t) > 0 \text{ and } \Delta i_L(t) < i_{ac}(t) \\
  0, & \text{for } i_{ac}(t) < 0 \text{ or } \Delta i_L(t) > i_{ac}(t).
\end{cases}
\]  

(3.80)

The average power loss per switching cycle is \( W_{rr} f_{sw} \), which may be averaged over a grid cycle to find total power loss:

\[
P_{rr} = \frac{1}{T_{sw} T_\ell} \int_0^{T_\ell} W_{rr} \, dt. \]  

(3.81)

The other switching loss mechanism considered here is the IGBT current tail. Upon turn-off of a transistor channel, the collector current ramps slowly to 0 after the device has already started blocking its off-state voltage. In this case, the current through the transistor channel upon turn-off is the “outer” value of the inductor current waveform (see Fig. 3.10), \( i_{ac} + \Delta i_L \), and the blocked voltage is \( v_{dc} \). According to [36], the total conducted charge during the current tail is proportional to the current at turn-off:

\[
Q_{tail} = K_{qtail} (i_{ac} + \Delta i_L). \]  

(3.82)

This value is used similarly to \( Q_{rr} \), although in this case there is only loss in one device. Also, transistor channel current does not ramp to 0 during bidirectional conduction, meaning that for a given IGBT, current tailing loss occurs during the bidirectional conduction portions and the unidirectional conduction portions for half of the grid cycle. For \( Q_1 \), as an example, the expression...
for current tailing energy loss is

\[
W_{\text{tail}}(t) = \begin{cases} 
 v_{dc}Q_{\text{tail}}(t), & \text{for } i_{ac}(t) > 0 \text{ or } \Delta i_L(t) > i_{ac}(t) \\
0, & \text{for } i_{ac}(t) < 0 \text{ and } \Delta i_L(t) < i_{ac}(t).
\end{cases}
\]  

The total current tailing power loss is the power lost per switching cycle averaged over the grid cycle:

\[
P_{\text{tail}} = \frac{1}{T_{\text{sw}}T_\ell} \int_0^{T_\ell} W_{\text{tail}} \, dt. 
\]  

Finally, the total switching power loss is the sum of reverse recovery loss and current tailing loss for all devices:

\[
P_{\text{sw}} = 4(P_{rr} + P_{\text{tail}}). 
\]

### 3.4.4 Total power loss and effective efficiency

The total power loss in the inverter modeled in Fig. 1.6 has been approximated, as described, by the inductor losses \( P_L = P_{fe} + P_{cu} \), the switching device conduction losses, and the switching loss:

\[
P_{\text{loss}} = P_L + P_{\text{cond}} + P_{\text{sw}}. 
\]

The definition of effective efficiency compares watts to VArS:

\[
\eta = 1 - \frac{P_{\text{loss}}}{Q_{\text{req}}}. 
\]

It can be compared easily with conventional real power efficiency figures, where 100% is ideal.

The model has been programmed as a MATLAB script to predict the effective efficiency of an inverter under different control schemes and operating points. The parameters are based on the hardware design described in Chapter 4. The script can calculate the individual loss mechanisms, and allows for an arbitrary dc-side voltage waveform.

For example, the SPWM design from Section 3.3.4 prescribes a sinusoidal dc-side voltage signal at twice the line frequency with a maximum value \( V_{dc,\text{max}} = 900 \text{ V} \), a ripple of \( r = 1\% \) or \( V_r = rV_{dc}/(1+r) = 8.91 \text{ V} \), and an average value of \( V_{dc} = 891 \). The VSI ac-side voltage is 636 Vrms.
and the ac-side current is 31.2 A_{rms}, for a total power injected by the VSI of \( Q_{req} = 19.9 \text{ kVAR} \).

In contrast, the constant duty cycle design uses the same ac-side operating point, but the dc-side voltage waveform is a rectified sinusoid with a peak value of \( V_{dc,max} = 900 \text{ V} \) and in phase with \( v_{ac} \).

Table 3.2 shows the component and total loss values, as well as the effective efficiency, calculated by the model.

As expected, the inductor loss and IGBT conduction loss are not significantly reduced by the use of constant duty cycle control. Instead, the improvement in effective efficiency comes from the switching loss, which is highly dependent on \( V_{dc} \). The model confirms that allowing \( V_{dc} \) to fall cyclically to 0 greatly lowers the switching loss and overall loss.

Fig. 3.11 presents a plot of total loss and effective efficiency using both control schemes

Table 3.2: Power loss comparison of VSI under SPWM vs. constant duty cycle control schemes

<table>
<thead>
<tr>
<th></th>
<th>( P_L ) (W)</th>
<th>( P_{cond} ) (W)</th>
<th>( P_{sw} ) (W)</th>
<th>( P_{loss} ) (W)</th>
<th>( \eta ) (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPWM</td>
<td>29.4</td>
<td>145</td>
<td>456</td>
<td>630</td>
<td>96.8</td>
</tr>
<tr>
<td>Constant D</td>
<td>29.1</td>
<td>138</td>
<td>101</td>
<td>269</td>
<td>98.7</td>
</tr>
</tbody>
</table>

Figure 3.11: For both control schemes, modeled total power loss (a) and effective efficiency (b) vs. \( I_L \) for design from Section 3.3.4
for the inductive case from \( I_\ell = 0 \) to \( I_{\ell,\text{max}} \). While it may be surprising that the loss rises with decreasing \( I_\ell \), recall that the VSI for this application is designed to operate at maximum power for any value of \( I_\ell \). The loss rises, then, because \( V_{ac} \) falls with \( I_\ell \), requiring \( I_{ac} \) to rise, and loss, especially conduction loss, is highly dependent on \( I_{ac} \). Fig. 3.11 also shows that constant duty cycle control is more efficient for all values of \( I_\ell \). While the capacitive case is not shown here, the results are similar. Finally, Fig. 3.12 shows the effective efficiency of the constant duty cycle design for all values of \( D \) within the operating range of the design.

Figure 3.12: VSI effective efficiency vs. duty cycle under constant duty cycle control
Chapter 4

Hardware Design and Experimental Results

In an effort to experimentally test and verify concepts related to transmission and distribution system control, a 5kVA, four-quadrant inverter has been designed and built. Initially, this inverter served as one of several components in a lab-scale microgrid test bed. The inverter, along with a second of similar design, was successfully used to demonstrate microgrid behavior with high photovoltaic penetration [37]. This chapter details the design and results of the hardware experiments, with particular focus on the DSSC application.

4.1 Basic Inverter Design

The hardware experiments are based on a basic inverter design: a dc bus with an energy storage capacitor feeds an IGBT-based H-bridge and LCL filter, which synthesize a 60Hz ac signal using sinusoidally modulated high frequency switching (see Fig. 4.1). The inverter may be controlled in a number of ways. It may act as a voltage source connected to a fixed load, as a voltage source connected to a stiff current source, or as a current source connected to a stiff voltage source.

4.1.1 Parts selection

IGBTs are a standard choice for high voltage applications such as a grid-connected inverter. Relative to power MOSFETs, IGBTs offer a low on-state resistance and forward voltage drop, allowing them to be rated at a high voltage while maintaining high efficiency [29]. This inverter
Figure 4.1: Basic inverter design

is designed for 208-240 $V_{rms}$ ac, requiring IGBTs rated for several hundred volts. With a desired power rating of 5kVA, the IGBT current may be as high as 34 A; it is likely to be 5-10% higher when accounting for current ripple. A current rating of $> 60$ A is desired for this application.

The selection of a gate driver must be considered in addition to the switches themselves. Thankfully, IGBTs for inverter applications are so common that dual-switch modules are easily found. Furthermore, gate drivers for such modules are also common. Gate driver manufacturer Concept produces PCBs custom-designed for a variety of IGBT modules. With the desire to use Concept devices, a compatible IGBT module was selected with ratings close to the desired values. The chosen IGBTs are Infineon FF150R12ME3G “EconoDUAL” modules, which have a 1200 V and 150 A rating \(^1\). The chosen gate drivers are Concept 2SP0115T Plug-and-Play drivers, which may be soldered directly to the IGBT module \(^2\).

The energy storage capacitor must have a high enough voltage rating to support the dc level required for 240 $V_{rms}$ ac-side voltage. It must additionally accommodate some voltage ripple. Derating suggests capacitors rated for $> 500$ V. If the maximum ripple is chosen to be 5% at 5kVA and $V_{dc} = 500$ V, the required capacitor is

$$C_{dc} = \frac{5000}{2\omega L \times 500^2 \times 5\%} = 530.5 \ \mu F.$$  (4.1)

\(^1\) These are the lowest rated devices compatible with Concept gate drivers
In order to reduce cost, \( C_{dc} \) may be achieved with two parallel capacitors. The best capacitors to meet these requirements were found to be 275\( \mu \)F AVX film capacitors [48].

Finally, an IC is required for measurement and control of the inverter. The Microchip dsPIC33FJ64GS610 is chosen for its array of features, including a high-resolution dedicated PWM module [49]. In addition to the microcontroller itself, Microchip offers evaluation components (the plug-in module (PIM) and Explorer 16 development board) for easy integration of the device into the system.

4.1.2 Sensors

In order to achieve robust feedback and control, it is necessary to measure several system operating points. This circuit is designed with sensors for voltage and current on most nodes and branches – more than necessary to allow for debugging and future extensions.

There are current sensors on the high side filter branches on either side of the \( C_f - R_f \) branch (see Fig. 4.5). They are Allegro ACS758LCB bidirectional Hall effect sensors rated for up to \( \pm 50 \) A peak current [47]. The voltage response of the sensor is

\[
V_{\text{out}} = k_{\text{sense},i}I_{\text{in}} + \frac{V_{\text{cc}}}{2}.
\]

According to [47], \( k_{\text{sense}} = 40 \text{ mV/A} \), but measurements show \( k_{\text{sense}} = 24 \text{ mV/A} \). \( V_{\text{cc}} = 3.3 \text{ V} \) and is supplied by the Explorer 16 development board. Additionally, the output of the sensor is configured with a small RC filter to attenuate high frequency signals and noise.

The sensed voltages are \( V_{\text{dc}} \), \( V_{\text{sw}} \), \( V_f \), and \( V_{\text{ac}} \). They are stepped down and offset using a Microchip MCP6L04 quad general purpose op-amp. One channel of the op-amp generates the \( V_{\text{cc}}/2 \) offset for the other three channels. Fig. 4.2 shows an example of one sensor channel. The oscilloscope measurement shows significant switching noise on the sensor output; this noise is filtered by averaging the measurements in the microcontroller code. The sensor channels convert the differential input voltage according to:

\[
V_{\text{out}} = k_{\text{sense},v}(V_{\text{in}+} - V_{\text{in}^-}) + \frac{V_{\text{cc}}}{2},
\]
where $k_{\text{sense},v} \approx 4$ mV/V. $k_{\text{sense}}$ was chosen so that at the maximum $V_{ac} = 240$ V$_{\text{rms}}$, the sensor output would cover the full range of the microcontroller ADC input (0-3.3 V – see Fig. 4.3). One
quad op-amp chip converts $V_{sw}$, $V_f$, and $V_{ac}$, while a second chip is dedicated to $V_{dc}$.

Ultimately, the sensor for $V_{sw}$ was disabled because it introduced excessive switching noise into the rest of the sensor circuitry. Additionally, considerable common-mode noise was present in the $V_{dc}$ sensor output, requiring further averaging of the measurement in the microcontroller (see Section 4.2.3).

4.1.3 Switching frequency selection

In order to select an appropriate switching frequency, first a nominal compensator design was considered for the condition where the VSI acts as a current source connected to a stiff voltage source. Also, the inverter-side current $i_{sw}$ is used as the control variable in order to simplify the analysis. This allows the filter to be approximated as simply a series inductor. The resulting small-signal ac model of the inverter is given in Fig. 4.4. It is assumed that the perturbations $\hat{v}_{dc}$ and $\hat{v}_{ac}$ may be ignored, so that the circuit is reduced to the voltage source $\hat{d}V_{dc}$ connected to the inductor $L_i$. Therefore, the control to output transfer function is

$$G_{id}(s) = \frac{i_{sw}}{d} = \frac{V_{dc}}{sL_i},$$

(4.4)

A PI compensator is used to ensure high gain at $f_\ell$ and to allow the phase margin to be specified. The PI corner frequency should be moderately high, $f_z > f_\ell$, but not higher than the

![Figure 4.4: Small signal ac model for VSI with series inductor filter, acting as a current source connected to a voltage source](image-url)
crossover frequency $f_c$. Let $f_z = 1 \text{kHz}$, and the desired phase margin $\phi_m = 70^\circ$. The crossover frequency may be calculated:

$$f_c = \frac{f_z}{\tan (90^\circ - \phi_m)} = 2.75 \text{kHz}.$$ 

Finally, the switching frequency is chosen to be $f_{sw} = 10 f_c$, as is common to ensure that the switching signals are well attenuated. Therefore, $f_{sw} = 27.5$ kHz. This is high enough for good regulation, while remaining within the operating limits of the gate drivers and IGBTs.

**4.1.4 Filter design**

The design of the LCL filter for a three-phase inverter that acts as a voltage source is described in [35]. The design process optimizes the values of $L_i$, $L_g$, $C_f$, $R_f$ (see Fig. 4.5) based on the desired current ripple, harmonic attenuation, and reactive power in $C_f$. The work was also reproduced in the form of a MATLAB script for generating a filter for both single- and three-phase designs. The filter constraints and resulting component values are given in Table 4.1. Fig. 4.6 shows filter transfer functions: one when the VSI acts as a current source connected to a stiff voltage source (green), and one when it acts as a voltage source connected to a stiff current source (blue) (as in the DSSC application).

The inductors are split into series pairs, as in Fig. 4.5, in order to balance the ac-side circuit and eliminate undesired common-mode effects. They are implemented using the $K_g$ design method.
Table 4.1: Inverter LCL filter design parameters and resulting filter component values.

<table>
<thead>
<tr>
<th>Design Parameters</th>
<th>Component Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>$P_{\text{rated}}$</td>
<td>5000 W</td>
</tr>
<tr>
<td>$V_{\text{ac}}$</td>
<td>240 V$_{\text{rms}}$</td>
</tr>
<tr>
<td>$f_l$</td>
<td>60 Hz</td>
</tr>
<tr>
<td>$V_{\text{dc}}$</td>
<td>500 V</td>
</tr>
<tr>
<td>$f_{\text{sw}}$</td>
<td>27.5 kHz</td>
</tr>
<tr>
<td>$I_{\text{i},\text{ripple}}$</td>
<td>10% of $I_{\text{Li}}$</td>
</tr>
<tr>
<td>$C_f$ reactive power</td>
<td>1% of $P_{\text{rated}}$</td>
</tr>
<tr>
<td>$L_i$</td>
<td>586 $\mu$H</td>
</tr>
<tr>
<td>$L_g$</td>
<td>186 $\mu$H</td>
</tr>
<tr>
<td>$C_f$</td>
<td>2.3 mF</td>
</tr>
<tr>
<td>$R_f$</td>
<td>2.6 m$\Omega$</td>
</tr>
</tbody>
</table>

Figure 4.6: LCL filter transfer functions: VSI as a current source connected to voltage source (green) and VSI as a voltage source connected to a current source (blue)

[29]. See Table 4.2 for a complete list of inductor design parameters. For $L_1 = \frac{1}{2}L_i = 293$ $\mu$H:

$$K_g \geq \frac{\rho L_1^2 I_{\text{max}}^2 I_{\text{rms}}^2}{B_{\text{max}}^2 P_{\text{1ca}} K_u} = 9.87 \text{ cm}^5.$$  \(4.6\)
The chosen core to meet this requirement is a ferrite EE70-54-32 core, which has

\[ K_g = \frac{A_c^2 W_A}{MLT} = 39.7 \text{ cm}^5. \] (4.7)

It should be noted that this core is larger than necessary. The suggested gap length is

\[ \ell_g = \frac{\mu_0 L_1 I_{\text{max}}^2}{B_{\text{max}}^2 A_c} = 3.52 \text{ mm}. \] (4.8)

The required number of turns is

\[ n = \frac{L_1 I_{\text{max}}}{B_{\text{max}} A_c} = 33.9 \approx 34. \] (4.9)

Finally, the wire size is

\[ A_w \leq \frac{K_u W_A}{n_1} = 0.096 \text{ cm}^2. \] (4.10)

Table 4.2: LCL filter inductor design

<table>
<thead>
<tr>
<th>Operation</th>
<th>( L_1 = \frac{1}{2} L_i )</th>
<th>( L_2 = \frac{1}{2} L_g )</th>
</tr>
</thead>
<tbody>
<tr>
<td>Desired inductance ( L ) (( \mu \text{H} ))</td>
<td>293</td>
<td>92.5</td>
</tr>
<tr>
<td>Wire resistivity ( \rho ) (( \mu \Omega \cdot \text{cm} ))</td>
<td>1.72</td>
<td></td>
</tr>
<tr>
<td>Max current ( I_{\text{max}} ) (A)</td>
<td>33</td>
<td>32</td>
</tr>
<tr>
<td>RMS current ( I_{\text{rms}} ) (A_{\text{rms}})</td>
<td>30</td>
<td>31</td>
</tr>
<tr>
<td>Maximum flux density ( B_{\text{max}} ) (T)</td>
<td>0.4</td>
<td>1.2</td>
</tr>
<tr>
<td>Maximum copper loss ( P_{\text{cu}} ) (W)</td>
<td>30</td>
<td>10</td>
</tr>
<tr>
<td>Winding fill factor ( K_u )</td>
<td>0.3</td>
<td>0.2</td>
</tr>
<tr>
<td>Minimum geometrical constant ( K_g ) (cm^5)</td>
<td>9.87</td>
<td>0.72</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Design</th>
</tr>
</thead>
<tbody>
<tr>
<td>Core designation</td>
</tr>
<tr>
<td>Core cross-sectional area ( A_c ) (cm^2)</td>
</tr>
<tr>
<td>Core window area ( W_A ) (cm^2)</td>
</tr>
<tr>
<td>Mean length per turn</td>
</tr>
<tr>
<td>Air gap length ( \ell_g ) (mm)</td>
</tr>
<tr>
<td>Number of turns ( n )</td>
</tr>
<tr>
<td>Wire size (AWG#)</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Performance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Inductance (( \mu \text{H} ))</td>
</tr>
<tr>
<td>Maximum flux density (T)</td>
</tr>
<tr>
<td>Copper loss (W)</td>
</tr>
</tbody>
</table>
AWG #10 sized wire is chosen to reduce resistive loss; however, as this would be too difficult to wind, a set of four parallel strands of AWG #16 is chosen as the closest approximation. In order to validate the design, the operating parameters may be recalculated for the chosen design parameters:

\[ L_1 = \mu_0 n^2 A_c \ell_g = 291.5 \mu\text{H}, \]  \hspace{1cm} (4.11)

\[ P_{cu} = \frac{I_{\text{rms}}^2 \rho n M L T}{A_w} = 13.7 \text{ W}, \]  \hspace{1cm} (4.12)

and

\[ B_{\text{max}} = \frac{\mu_0 n I_{\text{max}}}{\ell_g} = 0.401 \text{ T}. \]  \hspace{1cm} (4.13)

The design process used for \( L_2 = \frac{1}{2} L_g \) is mostly the same as for \( L_1 \). \( L_2 \) is made with a powdered iron core that features a higher maximum flux density and lower relative permeability compared to ferrite. The design process assumes that permeability of the core material is large enough that the reluctance of the core can be neglected. For the material used in \( L_g \), the core reluctance cannot be neglected, and it is found that the desired value of inductance is best achieved with no air gap. The results of the \( L_2 \) design are given in Table 4.2.

### 4.2 DSSC Application

The hardware has been used to demonstrate an advanced control scheme for active DSSCs. By using pulse-width modulation with a constant duty cycle on the active DSSC voltage source inverter (VSI), as opposed to the more common sinusoidally pulse-width modulated (SPWM) control, the device may operate with improved performance, increased efficiency, and simplified control. This section describes the design process of both control schemes (SPWM control is implemented for comparison).

The VSI described in this chapter is scaled down relative to a DSSC suitable for most transmission systems. Section 3.3.4 presents a realistic production-scale design. Additionally, the operating points of the hardware experiments are limited by the equipment available to drive and measure the device. See Table 4.4 for the experimental operating points. The primary limitation is that a controllable ac current source is not available. Instead, a current source is approximated
by connecting a large resistance in series with a variac powered by the line (see Fig. 4.7). Both the variac and power resistors are limited to about 15 A_rms. Also, the most suitable available capacitor for $C_{dc}$ is a 100 µF with a rated voltage of 450 V, which is de-rated to $V_{dc} = 350$ V.

There are two important differences between the original design approach and that for the DSSC that must be highlighted. First, the original design uses two-level switching, where both legs of the H-bridge are switching at all times in a complementary fashion. The resulting conversion ratio is $2D - 1$, where $D$ refers to the duty cycle of $Q_1$ (see Fig. 4.1). In order to improve efficiency, the DSSC inverter application uses three-level switching, where the H-bridge legs alternate with half-cycles of the ac voltage: one H-bridge leg switches at high frequency during a half-cycle, while the switch node of the other leg is fixed to the dc-side negative rail by leaving the bottom switch on. The duty cycle of both $Q_1$ and $Q_3$ when switching is $D$, and the conversion ratio is $D$. Two-level switching was used in the original design for its simple implementation and reliable control. Three-level switching reduces the switching loss by nearly one half, as only two IGBTs switch at high frequency at any given time. The drawback of three-level switching is that it is more difficult to control at the zero-crossings of the voltage waveform, where the H-bridge legs alternate and $D$ goes to 0.

![Figure 4.7: VSI hardware test setup, with a voltage source and series resistance to emulate a current source](image)

Figure 4.7: VSI hardware test setup, with a voltage source and series resistance to emulate a current source
The other difference is that the filter for the DSSC application does not include the grid-side inductor $L_g$, as explained in Section 3.3.3.

4.2.1 AC synchronization

In a grid-tied inverter application, it is necessary to synchronize the inverter ac-side signals with the phase and frequency of the connected system. Typically, synchronization is achieved with a phase-locked loop (PLL), wherein a feedback loop measures the grid voltage or current and controls the phase of the inverter ac reference signal. PLLs have been well-studied, both for single-phase [38–40] and three-phase [41–43] systems, as well as for FACTS applications specifically [44].

A simple PLL was developed for this system and demonstrated in simulation. However, the computational burden of the PLL, requiring fast measurements and floating point calculations, was too great for it to be implemented in the microcontroller. Instead, synchronization is achieved by detecting the zero-crossings of the ac signals. At its simplest – for example, where the VSI acts as a current source connected to a voltage source – the controller jumps to the first index of a sinusoidal current reference lookup table each time the grid voltage crosses zero. Additionally, the control system must track the sign of the grid voltage to ensure power flow in the correct direction.

The hardware developed for this work also uses a software latch to aid the synchronization. Merely reacting to zero-crossings would cause many unintended consequences, as noise in the measurement may result in multiple detected zero-crossings when the measured signal crosses zero only once. This is especially problematic in this design because the current sensors (rated for 50 A) have poor resolution at low current. The control system code reduces this problem first by averaging the current measurement over 16 switching cycle samples. The problem is further reduced by locking out the zero crossing detection immediately after one crossing is detected per half-cycle. When a zero-crossing is detected, the zero-crossing code is disabled for the next 20 averaged current measurements, ensuring that the next detected zero-crossing does not occur until the next half cycle.

For this VSI application, additional detection and control is necessary. The three-level switch-
ing control method, combined with the $90^\circ$ phase lag of $v_{ac}$ relative to $i_{ac}$, requires the zero-crossings to be detected independently of the $i_{\ell}$ zero crossings. First, the $v_{ac}$ reference lookup table is a cosine function. Whenever $i_{ac}$ crosses from negative to positive, the lookup table is reset to its 0 index. Second, when the lookup table index, which is incremented 256 times per ac cycle, reaches the index for which $v_{ac}$ crosses zero, the bridge legs are swapped. Assuming that the phase and frequency of $i_{ac}$ are steady, this enforces the synchronization of $v_{ac}$ at $90^\circ$ relative to $i_{ac}$. Section 4.2.3 discusses how the synchronization may be altered to control the flow of real power in the VSI.

4.2.2 SPWM ac-side regulation

SPWM control must use a control system similar that described in Section 4.1.3 to regulate the ac-side waveform. The DSSC application requires some important modifications, however. One is the three-level switching, as discussed above. The other is that the application is a VSI connected to a stiff current source. These differences result in the switching-averaged model shown in Fig. 4.8.

Perturbing and linearizing the model in Fig. 4.8 results in the small-signal ac model shown in Fig. 4.9. The transfer function relating duty cycle perturbations to ac-side voltage perturbations is required to design the closed loop control system. It is assumed that both $v_{dc}$ and $i_{ac}$ are constant over the time scale of a switching period, resulting in the small signal model shown in Fig. 4.10.

![Figure 4.8: Switching-averaged model of DSSC VSI](image)
This model may be solved to find the control-to-output transfer function:

\[
\frac{\dot{v}_{ac}}{\dot{d}} = \frac{V_{dc}}{1 + s^2 L_i C_f}.
\] (4.14)

This expression for \(\dot{v}_{ac}/\dot{d}\) is incomplete, however, as the filter also includes a resistor \(R_f\) in series with \(C_f\). The n-extra element theorem may be employed to find the effect of \(R_f\) [50]. The modified transfer function is:

\[
\frac{\dot{v}_{cf}}{\dot{d}} = \left( \frac{\dot{v}_{ac}}{\dot{d}} \bigg|_{R_f \to 0} \right) \left( \frac{1 + \frac{R_f}{Z_N(s)}}{1 + \frac{R_f}{Z_D(s)}} \right),
\] (4.15)

where \(\dot{v}_{cf}\) is the voltage across \(C_f\): \(\dot{v}_{cf} \neq \dot{v}_{ac}\) with the insertion of \(R_f\). \(Z_D\) is the Thévenin equivalent of the model circuit as seen from \(R_f\), while \(Z_D\) is the equivalent impedance of the circuit as seen
from $R_f$ but with the input source present and $v_{ac} \rightarrow 0$. The correction term reduces to

$$
1 + \frac{R_f}{Z_N(s)} = \frac{1 + s^2 L_i C_f}{1 + s R_f C_f + s^2 L_i C_f},
$$

(4.16)

and the resulting transfer function is

$$
\hat{v}_{cf} = \frac{V_{dc}}{1 + s R_f C_f + s^2 L_i C_f}.
$$

(4.17)

The transfer function for $\hat{v}_{ac}$ may be found by finding the voltage across $R_f$ –

$$
\hat{v}_{rf} = \hat{d} V_{dc} - \hat{v}_{cf}.
$$

(4.18)

– and adding it to $\hat{v}_{cf}$ to find the actual control-to-output transfer function:

$$
G_{vd}(s) = \frac{\hat{v}_{ac}}{d} = V_{dc} \frac{1 + s R_f C_f}{1 + s R_f C_f + s^2 L_i C_f}.
$$

(4.19)

Note that the VSI dynamics do not depend on any of the ac quantities in this application. In other cases, it may be necessary to calculate $G_{vd}(s)$ at different points in the ac cycle, but here the transfer function is approximately independent of $v_{ac}$ and $i_{ac}$.

The complete uncompensated feedback loop also includes the sensor gain $H_{sense}$ and the pulse-width modulator gain $V_m$:

$$
T_u(s) = \frac{G_{vd}(s) H_{sense}}{V_m}.
$$

(4.20)

The Bode plot of $T_u$ is shown in Fig. 4.11. As with the original inverter design in Section 4.1, it is desired to achieve high gain at $f_\ell$. It may also be desired to control the phase margin $\phi_m$ precisely. In order to control the phase margin, a PID compensator is designed:

$$
G_{c,ac}(s) = G_{cm} \left( \frac{1 + \frac{s}{\omega_{z1}}}{\omega_{z2}} \right) \left( \frac{1 + \frac{s}{\omega_{z2}}}{\omega_{p1}} \right) \left( \frac{1 + \frac{s}{\omega_{p2}}}{\omega_{z2}} \right).
$$

(4.21)

The crossover frequency should be above the filter resonant frequency $f_0 = 4.32$ kHz and sufficiently lower than $f_{sw}$: let $f_c = \frac{1}{3} f_{sw} = 9.17$ kHz. In order to achieve a desired phase margin $\phi_m = 45^\circ$, $f_{z1}$ and $f_{z2}$ can be found:

$$
f_{z1} = f_c \sqrt{\frac{1 - \sin(\phi_m)}{1 + \sin(\phi_m)}} = 3.80 \text{ kHz}
$$

(4.22a)
Figure 4.11: Bode plot of VSI $G_{vd}(s)$ response for DSSC SPWM application

$$f_{z1} = f_c \sqrt{\frac{1 + \sin(\phi_m)}{1 - \sin(\phi_m)}} = 22.1 \text{ kHz}.$$  \hspace{1cm} (4.22b)

As in Section 4.1.3, the PI frequency is chosen so that $f_l < f_{z2} < f_c$; again, let $f_{z2} = 1 \text{ kHz}$. Also, the upper pole frequency should be sufficiently greater than $f_{sw}$ so that it suppresses switching harmonics without interfering with the design: let $f_{p2} = 2f_{sw} = 55 \text{ kHz}$. Finally, the gain $G_{cm}$ is adjusted so that the desired crossover frequency is met: $G_{cm} = 190.5$. The design parameters are summarized in Table 4.3. The total closed loop gain is shown in Fig. 4.12.

The VSI has been modeled using PLECS simulation software. In this case, only the ac regulation loop is tested, so a fixed voltage source is connected to the dc bus: $V_{dc} = 350 \text{ V}$. Fig. 4.13 shows the results of the simulation. The ac-side voltage tracks the reference well, with minimal distortion (THD < 5%). There is distortion near the $v_{ac}$ zero-crossing, however, because the legs need to alternate and because the duty cycle is difficult to control near 0.

In order to implement the compensator in the hardware, it must be converted to the discrete-
time Z-domain. The dsPIC PWM module is programmed to update the duty cycle 256 times per line cycle, so the sampling rate is $f_s = 1/(256 \cdot 60) = 15.4$ kHz. Employing a sample-and-hold conversion at $f_s$ produces the following discrete-time transfer function:

$$G_{c,ac}[z] = \frac{d[z]}{e[z]} = \frac{189.5z^{-1} - 135.8z^{-2} + 0.121z^{-3}}{1 - z^{-1} + 1.17 \cdot 10^{-4}z^{-2} - 1.53 \cdot 10^{-13}z^{-3}},$$

(4.23)

which can be expressed as a difference function for implementation:

$$d[k] = 189e[k - 1] - 135.8e[k - 2] + 0.121e[k - 3]$$

$$+d[k - 1] - 1.14 \cdot 10^{-4}d[k - 2] + 1.53 \cdot 10^{-13}d[k - 3].$$

4.2.3 SPWM dc-side regulation

Unlike with many VSI applications, there is nothing to fix the dc-side voltage of this system. Moreover, under ideal steady-state conditions, there is no real power flowing through the VSI to
regulate $V_{dc}$ and charge or discharge $C_{dc}$. In this application, $v_{ac}$ must lag $i_{ac}$ by $90^\circ$. The flow of real power to $C_{dc}$ is accomplished by controlling the phase difference $\phi$ between the SPWM duty cycle signal, and thus $v_{ac}$, and $i_{ac}$.

The relation between $\phi$ and real power flow can be found by modeling the loss in the VSI with a resistor $R_{dc}$ parallel to $C_{dc}$. They form an equivalent dc-side impedance $Z_{dc} = R_{dc}||1/(\omega t C_{dc})$. Under ideal conditions, where $R_{dc} = \infty$, $\phi = \pi/2$. If real power is required to supply lossy elements, there must be some phase offset $\delta = \pi/2 - \phi > 0$. The steady-state value of $\delta$ necessary to maintain $V_{dc}$ – that is, the value of $\delta$ such that the real power into the VSI equals the power loss – is

$$\delta_0 = \frac{\pi}{2} - \tan^{-1}(\omega t C_{dc} R_{dc}).$$

(4.24)
The resulting real power into $Z_{dc}$ is

$$P_{dc} = V_{ac}I_{ac} \sin \delta_0 = \frac{v_{dc}^2}{Z_{dc}},$$

(4.25)

which may be perturbed and linearized:

$$V_{ac}I_{ac}(\hat{\delta} \cos \delta_0 + \sin \delta_0) = (V_{dc}^2 + 2V_{dc}\hat{v}_{dc}).$$

(4.26)

This may be solved, after eliminating the steady-state components, to find the small signal transfer function $G_{v\delta}(s)$ relating $\hat{v}_{dc}$ to $\hat{\delta}$:

$$G_{v\delta}(s) = \frac{\hat{v}_{dc}}{\hat{\delta}} = \frac{V_{ac}I_{ac}R_{dc}}{V_{dc}\sqrt{1 + (\omega C_{dc}R_{dc})^2}} \cdot \frac{1}{1 + sR_{dc}C_{dc}}.$$  

(4.27)

(Recall that $V_{ac}$ and $I_{ac}$ are rms values.)

The $v_{dc}$-$\delta$ loop, shown in Fig. 4.14, also includes gains related to the microcontroller, as well as an averaging filter to eliminate the common-mode noise from the $V_{dc}$ sensor measurement. First, the sensor gain, using the circuit from Fig. 4.2, is $H_{sense} = -1.4$. This incorporates both the gain of the analog sensor and the ADC conversion from a 0-3.3 V scale to a 0-512 scale in the microcontroller memory. Next, the averaging filter, which operates over samples of length $T_\ell = 1/f_\ell$, may be approximated as a first-order Padé function:

$$G_{avg}(s) = \frac{1}{sT_\ell}(1 - e^{-T_\ell s}) \approx \frac{1}{sT_\ell} \left(1 - \frac{1 - \frac{1}{2}T_\ell s}{1 + \frac{1}{2}T_\ell s}\right) = \frac{1}{1 + \frac{1}{2}T_\ell s}.$$  

(4.28)

Figure 4.14: Control loop diagram for $V_{dc}$ regulation
Finally, the loop includes a gain term representing the quantization of $\delta$. The $v_{ac}$ reference signal is generated from a lookup table that maps a 60 Hz sinusoid to a 256-point array. Therefore, $360^\circ$ of phase adjustment is equivalent to shifting the lookup table by all 256 points: $H_{lu} = \pi/128$. The total uncompensated loop gain is shown in Fig. 4.15.

In order to approximate $R_{dc}$, first consider the case where it is ignored; that is, $R_{dc} \rightarrow \infty$. The $v_{dc}$ transfer function (4.27) is reduced to

$$G_{v\delta}(s) \bigg|_{R_{dc} \rightarrow \infty} = \frac{V_{ac}I_{ac}}{V_{dc}} \frac{1}{sC_{dc}}. \quad (4.29)$$

Without $R_{dc}$, the feedback loop only requires a proportional compensator to achieve near-zero steady-state error. However, if a proportional compensator is implemented in hardware, there will be some steady-state error due to real power loss; this error may be used to estimate $R_{dc}$.

Figure 4.15: Bode plot of VSI uncompensated $V_{dc}$ closed loop gain for DSSC SPWM application
The dc-side control loop is designed with $R_{dc} = 2.7 \, \text{k}\Omega$, which was found by a trial and error comparison of the circuit simulation with the measured steady-state value of $V_{dc}$ in hardware. The dc-side regulation must be very slow, and a sufficient compensator may be designed without an exact value of $R_{dc}$. However, $R_{dc}$ may be estimated more precisely if necessary. From the control loop in Fig. 4.14, the steady-state error is related to the measured $V_{dc}$ as

$$V_{dc} = eG_{c,dc}H_{lu}G_{v\phi}(0) = (V_{dc,ref} - H_{sense}V_{dc})G_{c,dc}H_{lu}G_{v\phi}(0), \quad (4.30)$$

where $G_{c,dc}$ is a scalar. The actual dc gain of $G_{v\phi}$, from (4.27), is

$$G_{v\phi}(0) = \frac{V_{ac}I_{ac}R_{dc}^2 \omega_C}{V_{dc}\sqrt{1 + (\omega_C R_{dc})^2}}, \quad (4.31)$$

so (4.30) may be solved for $R_{dc}$:

$$R_{dc} = \frac{V_{dc}^2 \sqrt{1 + \sqrt{1 + \left[ \frac{2(V_{dc,ref} - H_{sense}V_{dc})(G_{c,dc}H_{lu}V_{ac}I_{ac})}{\omega_C V_{dc}^2} \right]^2}}}{\sqrt{2(V_{dc,ref} - H_{sense}V_{dc})(G_{c,dc}H_{lu}V_{ac}I_{ac})}}. \quad (4.32)$$

This derivation of $R_{dc}$ was validated in hardware with reasonable success. The specifications used for the hardware test were slightly different than those in Section 4.3: $C_{dc} = 275 \, \mu\text{F}$, $V_{ac} = 34 \, \text{V}_{\text{rms}}$, $I_{ac} = 4 \, \text{A}_{\text{rms}}$, and $G_{c,dc} = 1/16$. $V_{dc,ref}$, $H_{sense}$, and $H_{lu}$ are the same, and $V_{dc}$ is measured to be 282 V. Using (4.32), $R_{dc} = 4 \, \text{k}\Omega$, which is sufficiently close to the value used (2.7 kΩ) that the compensator will work as required. It is possible that, under the conditions used in Section 4.3, the measured value of $R_{dc}$ is closer to 2.7 kΩ.

Given $R_{dc}$, the actual $v_{dc}$ compensator $G_{c,dc}$ must be designed so that the loop gain has very high gain at dc and that the crossover frequency $f_c < 60 \, \text{Hz}$. In this case, it is necessary to preserve the dc-side ripple in order to maintain the proper power balance. A simple integral compensator, with a gain chosen to achieve a desired phase margin $\phi_{m,dc}$, is sufficient. Finally, the gain must be negative to account for $H_{sense} < 0$. For a critically damped phase margin of $\phi_{m,dc} = 76^\circ$,

$$G_{c,dc}(s) = \frac{-8.16 \cdot 10^{-3}}{s}, \quad (4.33)$$

found empirically, and $f_c = 0.138 \, \text{Hz}$. These results are summarized in Table 4.3.
The dc-side regulation is validated in simulation, the results of which are shown in Figs. 4.16 and 4.17. In Fig. 4.16, a SPWM reference lookup table is not used, so the reference phase offset is not discretized. The gain is adjusted to exclude the phase-to-lookup table conversion, so $G_{c,dc}(s) = -2 \cdot 10^{-4}/s$. $V_{dc}$ ramps up slowly due to the low bandwidth of the control loop.

In contrast, Fig. 4.17 shows the results of a simulation where the lookup table is used. Because the lookup table discretizes $\delta$, the exact phase offset value cannot be reached, causing $V_{dc}$ to oscillate as the compensator steps between the lookup table values nearest the required offset. This oscillation grows with $V_{ac}$ and $I_{ac}$, as increased power into the dc side ramps $V_{dc}$ up and down more quickly.

To implement the compensator in the microcontroller, it is converted to the Z-domain, as before. The sampling rate here is limited to $f_{\ell}$, the same as the averaging interval. The discrete-time compensator is

$$G_{c,dc}[z] = \frac{\delta[z]}{e[z]} = \frac{-1.36 \cdot 10^{-4} z^{-1}}{1 - z^{-1}}, \quad (4.34)$$
which can be converted to the difference function

$$\delta[k] = -1.36 \cdot 10^{-4} e[k-1] + \delta[k-1].$$
Figure 4.17: Simulation of VSI dc-side regulation, with $v_{ac} = 41.6V_{\text{rms}}$, $i_{ac} = 10A_{\text{rms}}$ and sinusoid reference lookup table employed.

4.2.4 SPWM control with ac- and dc-side regulation

Fig. 4.18 shows the complete block diagram of the VSI and its control system. Figs. 4.19 and 4.20 show the behavior of the simulated VSI with both control loops implemented. The effects seen in Figs. 4.13 and 4.17 are present in the full system as well: the shape of $v_{ac}$ is properly sinusoidal, but with ringing at the zero-crossings, while $V_{dc}$ oscillates with the cycling of the lookup
table index. Note that the regulation of $v_{ac}$ allows it to maintain the desired magnitude while $V_{dc}$ oscillates.

When both control loops are implemented in hardware, however, interaction between the loops and the synchronization process prevent the $V_{dc}$ from ramping up properly. Consequently, the control loops need to be altered. $G_{c,dc}(s)$ remains an integral controller, but its discrete-time gain is changed to -1/4096:

$$G_{c,dc}[z] = -\frac{1}{4096} \cdot \frac{1}{z - 1}. \quad (4.35)$$

Power-of-two multipliers and divisors are advantageous for their computational efficiency, and this value is approximately equal to the original value, while providing a slightly higher bandwidth – the equivalent continuous-time compensator is $G_{c,dc}(s) = -0.0147/s$, for a bandwidth of 0.267 Hz and phase margin of 67°.

$G_{c,ac}(s)$ is simplified to an integral compensator as well. Refer to Fig. 4.11: a low bandwidth

Figure 4.18: Complete feedback system for VSI SPWM control
Figure 4.19: Long-time scale simulation of VSI with ac- and dc-side regulation implemented

Figure 4.20: Short-time scale simulation of VSI with ac- and dc-side regulation implemented
control loop can be implemented, using an integrator, with a crossover frequency below the second-order dynamics. The discrete time integrator gain is chosen to be 16, again a power of two for computational efficiency:

\[ G_{c,ac}[z] = \frac{16}{z - 1}. \]  

(4.36)

The equivalent continuous-time compensator is \( G_{c,ac}(s) = \frac{245760}{s} \), for a bandwidth of 517 Hz and a phase margin of 90°. This bandwidth is low by the standards of most converter systems, but is high enough to suppress many harmonics of \( f_\ell \).

The hardware experiment results of the full system, with both control loops, is presented in Section 4.3.

### 4.2.5 Constant duty cycle control

One of the advantages of constant duty cycle control of the VSI is its simple implementation. The inverter operates similar to a dc-dc synchronous buck converter, where the dc-side voltage is stepped down to the ac-side. The H-bridge may be modeled as a transformer with a turns ratio of 1 : \( D \) and a polarity that reverses every half-cycle of \( v_{ac} \), so that \( v_{dc}(t) = |v_{ac}(t)| \). Taking one quarter cycle at a time, \( C_{dc} \) may be reflected through this transformer, so that at \( f_\ell \) the VSI is modeled solely as a capacitor equal to \( C_{dc}/D^2 \). The capacitor voltage is driven directly by the stiff current source \( i_{ac} \), so there is no need for regulation of \( v_{dc} \). Three-level switching ensures that \( v_{ac} \) is a rectified sinusoid, and the capacitor behavior ensures that \( v_{ac} \) is 90° out of phase with \( i_{ac} \). Likewise, \( v_{ac} \) is simply a reflection of \( v_{dc} \) through the transformer, with reversing polarity, so there is no need to regulate the shape of \( v_{ac} \) with a feedback loop.

It would be difficult to regulate the ac-side voltage using conventional linear control system methods. Equation (4.19) indicates that, under ideal conditions, the only operating point on which the control-to-output transfer function depends is \( v_{dc} \). Because \( v_{dc} \) swings from its maximum value \( V_{dc,max} \) to 0, a single compensation system, as in (4.21), would be unable to control \( v_{ac} \) with satisfactory phase margin and bandwidth across the entire grid cycle.

Instead, it should be sufficient to rely on the circuit to set its duty cycle according to (3.26)
for a desired $X_{inj}$ given a measured $I_l$. This can be done slowly and without the use of negative feedback, because the line current in a transmission system is not expected to change abruptly. Further research may be directed toward designing a control system that ramps slowly between different values of $D$.

Fig. 4.21 shows the results of a PLECS simulation of a VSI with constant duty cycle control. Two operating points are demonstrated: low $I_{ac}$ and high $D$, corresponding to inductive $X_{inj}$; and high $I_{ac}$ and low $D$, corresponding to capacitive $X_{inj}$. In both cases, $v_{dc}$, as expected, is a rectified sinusoid with $V_{dc,max}=350$ V. The only control is the alternating of H-bridge legs for three-level switching. The filter eliminates switching ripple very well, and, aside from a small startup transient, the circuit operation is nearly ideal.

$$D = 0.943, \quad I_{ac} = 10 \text{ A}_{\text{rms}} \quad D = 0.6, \quad I_{ac} = 13.5 \text{ A}_{\text{rms}}$$

Figure 4.21: Simulation of constant duty cycle control under two different operating conditions
4.3 Hardware Experiments

This section presents hardware experiment results to demonstrate the operation of both control schemes and the benefit of constant duty cycle control over SPWM control. The tests relate to the VSI; an STT was not built for this system. First, the ac-side and dc-side regulation loops for SPWM control were tested independently. Fig. 4.22 shows hardware test results for the compensator given in (4.23), with a fixed voltage source on the dc bus of $V_{dc} = 100$ V. The hardware results do not show the same tight regulation as in the simulation, with some distortion due to high-frequency ringing. This ringing may be due to unmodelled hardware non-idealities not accounted for in the compensator design.

The dc-side control loop is tested with the duty cycle commands coming directly from the $v_{ac}$ reference lookup table and scaled for the appropriate value of $V_{ac}$. That is, the ac-side control loop is not used. Both circuits are driven using two high-power rheostats ($R_{s1} = 14.2$ Ω and $R_{s2} = 14.2$ Ω).

![Figure 4.22: Hardware test of VSI ac-side regulation, with $v_{ac} = 41.6$Vrms, $i_{ac} = 10$A rms, and $V_{dc} = 100$ V](image)

Figure 4.22: Hardware test of VSI ac-side regulation, with $v_{ac} = 41.6$Vrms, $i_{ac} = 10$A rms, and $V_{dc} = 100$ V
$R_{s2} = 16.8 \ \Omega$) connected in series between the VSI and a single-phase variac fed by the grid.

Figs. 4.23 and 4.24 show results from one hardware test of the $v_{dc}$ control loop. Fig. 4.23 uses a horizontal scale of 10 ms per division, and Fig. 4.24 uses 1 s per division. Fig. 4.23 shows that without ac-side regulation, the $v_{ac}$ waveform exhibits distortion at the $i_{ac}$ zero-crossings. Fig. 4.24 shows the oscillating effect of phase discretization discussed in Section 4.2.3.

Fig. 4.25 shows the performance of SPWM control using both loops, simplified as described in Section 4.2.4. The regulation of the shape of $v_{ac}$, relative to Fig 4.22, is improved thanks to the simplified compensator. The operating points are chosen to use all the energy available in $C_{dc}$ when $r = 5\%$. The VSI is driven with $I_{ac} = 10 \text{ A}_{\text{rms}}$, and the resulting ac-side voltage is $V_{ac} = 41.7 \text{ V}_{\text{rms}}$. Fig. 4.25 shows the ac-side voltage and current, dc-side voltage, and duty cycle, scaled as the output of the microcontroller DAC.

Figs. 4.26 and 4.27 show the results of the same hardware test on the switching time scale. The displayed waveforms are $i_{dc}$, $v_{sw}$, $i_{sw}$, and $v_{ac}$. Fig. 4.27 captures the operation near $v_{ac} = 0$ and Fig. 4.26 near the maximum value of $v_{ac}$. This scale highlights the similarity of the VSI to

Figure 4.23: Hardware test of VSI dc-side regulation, with $v_{ac} \approx 40 \text{ V}_{\text{rms}}$ and $i_{ac} = 10 \text{ A}_{\text{rms}}$; horizontal scale is 10 ms per division.
Figure 4.24: Hardware test of VSI dc-side regulation, with $v_{ac} \approx 40\text{V}_{\text{rms}}$ and $i_{ac} = 10\text{A}_{\text{rms}}$; horizontal scale is 1 s per division

Figure 4.25: Hardware test of VSI under SPWM control with both ac- and dc-side regulation

an ordinary dc-dc buck converter. The switch node voltage $v_{sw}$ steps between 0 and $V_{dc}$, which causes the filter inductor current $i_{sw}$ to ramp up and down. The filtered voltage, $v_{ac}$, shows the
Figure 4.26: Hardware test of VSI under SPWM control with both ac- and dc-side regulation, zoomed in to time scale of switching period (20 µs per division) near maximum value of \( v_{ac} \).

second-order ripple caused by filtering the \( i_{sw} \) ripple.

Fig. 4.27 shows the point where the H-bridge legs alternate from \( Q_3 - Q_4 \) to \( Q_1 - Q_2 \): \( v_{sw} \) switches between 0 and \(-V_{dc}\) to begin, then alternates to switching between 0 and \( V_{dc} \). The rise in \( v_{ac} \) toward the right is the ringing that \( v_{ac} \) exhibits at the zero-crossing of \( v_{ac} \). The dc-side capacitor current \( i_{dc} \) also exhibits ringing, but it is not seen in the \( i_{sw} \) or \( v_{ac} \).

It is beyond the scope of this thesis to validate the ac- and dc-side closed loop gains in hardware. Such an experimental measurement presents a number of challenges that have not been addressed; moreover, one advancement presented here is that loop gain analysis is far less relevant for an active DSSC with constant duty cycle control. However, techniques exist to measure the loop gain of a digitally controlled system. A simple method is to convert an analog signal, generated outside of the digital controller, to a duty cycle perturbation in the controller code. A more comprehensive method is presented in [51, 52]: by adding a white noise signal to the converter duty cycle, the control-to-output impulse response can be identified. This may be implemented by generating a pseudo-random binary signal in the controller code and measuring the properly
The operation of the VSI as an ac system presents an additional difficulty for experimental loop gain measurements, in that there is no true steady state operation in the sense of a dc-dc converter. Because $f_l \ll f_{sw}$, a quasi-static approximation may be used to analyze the VSI steady-state behavior. Using this approximation, it was found in Section 4.2.2 that that ac-side control-to-output transfer function does not depend on the operating point along the length of the line cycle. However, non-idealities and loss mechanisms not modeled in Section 4.2.2 cause the loop gain to vary. Consequently, loop gain measurements require that perturbations to $d$ and $v_{ac}$ be considered signals in superposition with the predominant component at $f_l$. Further analysis is necessary to isolate the effects of the loop gain measurement from the $f_l$ component.

Fig. 4.28 shows the results of a test of constant duty cycle control. In order to compare constant duty cycle control directly with SPWM control, the VSI uses the same $C_{dc}$. As a result of the additional energy provided by the capacitor, $V_{ac}$ and, consequently, $X_{inj}$ are much higher. Equation (3.15) predicts that $V_{ac}$ should be increased by a factor of $1.05^2/(4 \times 0.05) = 5.5$. Table
4.4 indicates that this is the case, as $V_{ac}$ is about 42 $V_{rms}$ vs. 236 $V_{rms}$ under SPWM vs. constant duty cycle control, respectively, an increase of 5.6 times. In order to achieve this operating point, the VSI uses $D = 0.943$.

Fig. 4.28 also shows the much improved waveform shapes provided by constant duty cycle control. The only control used here is zero-crossing detection of $v_{ac}$ necessary to apply three-level switching. As described in Section 4.2.5, the shape of the waveforms is almost entirely determined by the driving current.

Figs. 4.29 and 4.30 show the behavior of the device on the time scale of $f_{sw}$ near $v_{ac} = 0$ and $v_{ac} = V_{ac,max}$, respectively. In this test, the duty cycle is lowered to $D = 0.7$ in order to show the switching waveforms clearly, while $I_{ac}$ is raised to 13.6 $A_{rms}$ to maintain the same level of $V_{ac}$. In both cases it is clear, once again, that the VSI operates similarly to a dc-dc buck converter. In Fig. 4.29, both $v_{dc}$ and $v_{ac}$ are very low, so there is minimal ripple on $i_{sw}$. The average value of $i_{sw}$ is at its peak at this point, however, because of the reactive power application.

Table 4.4 summarizes the side-by-side performance of the VSI under the two control schemes.

<table>
<thead>
<tr>
<th>Function</th>
<th>Symbol</th>
<th>Unit</th>
</tr>
</thead>
<tbody>
<tr>
<td>DC voltage</td>
<td>$v_{dc}(t)$</td>
<td>$V$</td>
</tr>
<tr>
<td>AC current</td>
<td>$i_{ac}(t)$</td>
<td>$A$</td>
</tr>
<tr>
<td>AC voltage</td>
<td>$v_{ac}(t)$</td>
<td>$V$</td>
</tr>
</tbody>
</table>

Figure 4.28: Hardware test of VSI under constant duty cycle control control
The table also provides the processed reactive power $Q_{req}$ in each case, as well as the total power loss (measured by averaging the instantaneous power over several cycles) and effective efficiency.

Figure 4.29: Hardware test of VSI under constant duty cycle control, zoomed in to time scale of switching period (20 $\mu$s per division) near zero-crossing of $v_{ac}$

Figure 4.30: Hardware test of VSI under constant duty cycle control control, zoomed in to time scale of switching period (20 $\mu$s per division) near maximum value of $v_{ac}$
(as defined in Chapter 3: \( \eta = 1 - \frac{P_{\text{loss}}}{Q_{\text{req}}} \)). As predicted in Chapter 3, the VSI is much more efficient under constant duty cycle control. Table 4.5 gives the loss components predicted by the model for each test. While the model loses some accuracy at high values of duty cycle, it still validates the expectation that constant duty cycle switching reduces IGBT switching loss. Though not presented in the table, the model is further validated using the results of the test in Figs. 4.29 and 4.30: the measured loss is 73 W and the predicted loss is 79 W.

Table 4.4: Experimental results comparing SPWM and constant duty cycle control operation \((C_{dc} = 100 \ \mu F)\)

<table>
<thead>
<tr>
<th></th>
<th>SPWM Control</th>
<th>Constant duty cycle control</th>
</tr>
</thead>
<tbody>
<tr>
<td>(I_{ac} \ (A_{\text{rms}}))</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>(V_{ac} \ (V_{\text{rms}}))</td>
<td>41.6</td>
<td>236</td>
</tr>
<tr>
<td>(E_{dc} \ (J))</td>
<td>1.11</td>
<td>6.26</td>
</tr>
<tr>
<td>(Q_{\text{req}} \ (V\text{Ar}))</td>
<td>416</td>
<td>2,360</td>
</tr>
<tr>
<td>Max (V_{dc} \ (V))</td>
<td>346</td>
<td>350</td>
</tr>
<tr>
<td>Min (V_{dc} \ (V))</td>
<td>316</td>
<td>0</td>
</tr>
<tr>
<td>(P_{\text{loss}} \ (W))</td>
<td>88.6</td>
<td>42.5</td>
</tr>
<tr>
<td>Efficiency (%)</td>
<td>78.7</td>
<td>98.2</td>
</tr>
</tbody>
</table>

Table 4.5: Predicted power loss components from inverter loss model

<table>
<thead>
<tr>
<th></th>
<th>SPWM Control</th>
<th>Constant duty cycle control</th>
</tr>
</thead>
<tbody>
<tr>
<td>(I_{ac} \ A_{\text{rms}})</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>(L_i \text{ loss (W)})</td>
<td>3.43</td>
<td>3.0</td>
</tr>
<tr>
<td>Conduction loss (W)</td>
<td>30.3</td>
<td>23.9</td>
</tr>
<tr>
<td>Switching loss (W)</td>
<td>56.9</td>
<td>28.3</td>
</tr>
<tr>
<td>Total loss (W)</td>
<td>90.7</td>
<td>55.2</td>
</tr>
</tbody>
</table>
Chapter 5

Conclusions

5.1 Summary of Contributions

This thesis has presented two primary contributions to the field of transmission system reactive power compensation; specifically, the design, operation, performance, and deployment of distributed static series compensators (DSSCs).

First, a transmission-system-level view of DSSCs is taken in Chapter 2. DSSCs are intended for deployment throughout a system, but the impact of such deployment has not yet been thoroughly and systematically analyzed. One major contribution of this work has been to develop a linearized transmission system model for use in studying DSSCs [53]. The model is based on the fact that DSSCs may be used to incrementally change transmission line reactance. This allows the transmission system to be linearized around the reactance injected onto a given line by DSSCs. The impact of DSSC deployment on the four quantities that describe system operation – real power flow, reactive power flow, bus voltage magnitude, and bus voltage angle; also transmission line current – may be calculated. This allows system operators and planners to understand more deeply where in a system DSSCs are best used, and in what amount.

A further contribution is the development of the concept of “line efficacy” [53]. The closed form of the linearized model may be reduced to a single value that broadly represents the impact DSSCs on a particular line have on all the system operating parameters. In other words, for a typical compensation application, a line with high efficacy is better suited for DSSC deployment than a line with low efficacy. Moreover, efficacy may be accurately determined using only measurements local
to the line in question. In contrast, the complete linearized model requires complete knowledge of the system topology and operating state – that is, a load flow solution.

Chapter 2 also presents several examples of systems for which both the linearized model and line efficacy are used to decide how best to deploy DSSCs for some compensation goal. Section 2.2.3 presents DSSC “deployment diagrams,” a graphical representation of the system of coefficients produced by the linearized model. The deployment diagrams illustrate the signs and relative magnitudes of the coefficients that relate each line’s DSSCs to a particular system parameter. The examples also discuss the merits of line efficacy, including the conditions under which efficacy is not accurate.

Chapters 3 and 4 focus on the DSSC unit itself. The second major contribution of this thesis is an active DSSC design that improves upon existing designs by use of constant duty cycle control of the DSSC voltage source inverter (VSI) [54]. Chapter 3 presents the theory of the improvement. By connecting a VSI to the secondary side of a single turn transformer (STT), the DSSC may achieve injected reactance greater than with the STT alone. The DSSC may also inject capacitive reactance, which is impossible with the STT alone.

Constant duty cycle control is presented as an alternative to conventional sinusoidal pulse-width modulation. Constant duty cycle control increases the energy available from the VSI dc-side capacitor, improving the performance of the DSSC. Chapter 3 presents a process for designing a DSSC, including the STT and VSI dc-side capacitor selection. Chapter 3 also presents a loss model for a single-phase inverter, which is used to show that constant duty cycle control improves the efficiency of the DSSC.

Finally, Chapter 4 presents the details of a VSI design. The hardware is a typical IGBT-based H-bridge, 5 kVA, four-quadrant inverter initially developed for general purpose inverter applications. With few modifications, the inverter is configured to act as a DSSC VSI (without the STT). The VSI is tested using both SPWM and constant duty cycle control. The design of the voltage regulation loops necessary for SPWM control is presented in detail. Lastly, the hardware operation is measured to validate the designs and simulations of both control schemes and to show
a side-by-side comparison of SPWM control and constant duty cycle control. Using constant duty cycle control, the VSI is proven to provide greater injected reactance at lower power loss.

The overall contribution of this thesis is to advance the use of DSSCs. DSSCs are a promising alternative to existing compensation solutions; they may improve the operation of transmission systems at lower cost and higher reliability relative to existing FACTS solutions. This thesis addresses two open areas of research related to DSSCs: the impact of DSSCs on a transmission system, and design improvements for active DSSCs.

5.2 Future Work

There are a number of areas of potential future research related to the topics presented in this thesis. First, recognize that the linearized transmission system model is a tool for studying DSSC deployment, not a solution to any one deployment problem. As such, optimization methods based on the model and/or efficacy may be developed to find exact solutions for DSSC deployment based on system constraints. Advanced deployment solutions may be customized for specific systems to account for real-time changes in operating points and topology (e.g. the network is reconfigured when a generator unit goes offline).

A related area of study is the coordination of and communication with individual DSSC units. There may be dozens or hundreds of units in a system. It may be advantageous for them to operate autonomously, in which case the dynamics of their interactions must be studied. On the other hand, they may be controlled in groups by a system operator, requiring a new analysis of how the units are networked. It may also be necessary to account for communication latency and to study the resulting system dynamics.

There is much room for further study of the design of individual DSSC units. This thesis, along with [25], presents a strong foundation for the design of an STT best suited for use with a VSI, but considerable research may be done to perfect the STT design. Whereas this thesis began with a STT core design from [25], it may be possible to optimize the design of the entire unit from the ground up.
Finally, in a practical design, it is necessary to charge the STT magnetizing inductance and VSI input capacitance in order to avoid large, potentially damaging startup transients. This topic is introduced in [19, 22, 23, 25], and may need further study for the constant duty cycle design presented in this thesis.
Bibliography


[48] AVX, “Medium Power Film Capacitors,” FFVI6J2756KJE datasheet, date and revision unknown.


Appendix A

Derivation of Transmission System Linear Coefficients

This chapter will give more detail on the calculation of the coefficients described in Section 2.1. As explained, the power balance equations (2.2) are perturbed and linearized for each bus, resulting in (2.3). Equation (2.3) includes several coefficients, which are formed with the original system values \((V, G, \delta, \text{etc.})\). Equation (2.3) is given again here:

\[
0 = -\hat{p}_i + u_i^{pg} g_{mn} + u_i^{pb} b_{mn} + \sum_{k=1}^{N} A_{pv}^{ik} \hat{v}_k + A_{p\delta}^{ik} \hat{\delta}_k
\]

\[
0 = -\hat{q}_i + u_i^{qq} g_{mn} + u_i^{qb} b_{mn} + \sum_{k=1}^{N} A_{qv}^{ik} \hat{v}_k + A_{q\delta}^{ik} \hat{\delta}_k ,
\]

Performing the perturbation and linearization process results in the following relationships for the coefficients in (2.3):

\[
A_{ij}^{pv} = \begin{cases} 
V_i G_{ii} + \\
\sum_{k=1}^{N} V_k (G_{ik} \cos \theta_{ik} + B_{ik} \sin \theta_{ik}) , \text{ for } i = j \\
V_i (G_{ij} \cos \theta_{ij} + B_{ij} \sin \theta_{ij}) , \text{ for } i \neq j 
\end{cases}
\]

(A.1a)

\[
A_{ij}^{qv} = \begin{cases} 
-V_i B_{ii} + \\
\sum_{k=1}^{N} V_k (G_{ik} \sin \theta_{ik} - B_{ik} \cos \theta_{ik}) , \text{ for } i = j \\
V_i (G_{ij} \sin \theta_{ij} - B_{ij} \cos \theta_{ij}) , \text{ for } i \neq j 
\end{cases}
\]

(A.1b)
\[
A^{p\delta}_{ij} = \begin{cases} 
-V_i^2 B_{ii} + V_i \sum_{k=1}^{N} V_k (B_{ik} \cos \theta_{ik} - G_{ik} \sin \theta_{ik}), & \text{for } i = j \\
-V_i V_j (B_{ij} \cos \theta_{ij} - G_{ij} \sin \theta_{ij}), & \text{for } i \neq j 
\end{cases}
\]

(A.1c)

\[
A^{q\delta}_{ij} = \begin{cases} 
-V_i^2 G_{ii} + V_i \sum_{k=1}^{N} V_k (G_{ik} \cos \theta_{ik} + B_{ik} \sin \theta_{ik}), & \text{for } i = j \\
-V_i V_j (G_{ij} \cos \theta_{ij} + B_{ij} \sin \theta_{ij}), & \text{for } i \neq j 
\end{cases}
\]

(A.1d)

\[
u^{pq}_{i,mn} = \begin{cases} 
V_m^2 - V_m V_n \cos \theta_{mn}, & \text{for } i = m \\
V_n^2 - V_m V_n \cos \theta_{mn}, & \text{for } i = n \\
0, & \text{otherwise}
\end{cases}
\]

(A.2a)

\[
u^{qq}_{i,mn} = \begin{cases} 
-V_m V_n \sin \theta_{mn}, & \text{for } i = m \\
V_m V_n \sin \theta_{mn}, & \text{for } i = n \\
0, & \text{otherwise}
\end{cases}
\]

(A.2b)

\[
u^{pb}_{i,mn} = u^{pq}_{i,mn}
\]

(A.2c)

\[
u^{qb}_{i,mn} = -u^{pq}_{i,mn}
\]

(A.2d)

where $\theta_{ij} = \delta_i - \delta_j$ and Line $m$-$n$ is the only perturbed line. For clarification, the term $A^{pv}_{ij}$, for example, refers to the perturbation in $P_i$ caused by the perturbation to $V_j$, as from (2.3), while the term $u^{pq}_{i,mn}$ refers to the perturbation in $Q_i$ caused by the perturbation to $g_{mn}$. Also recall from the footnote in Section 2.1.1 that $G$ and $B$ are terms from the admittance matrix, while $g$ and $b$, which are not used here, refer to the actual admittance values.

Note that all of the $A$ coefficients are independent of $m$ and $n$. The $A$ matrix from Section 2.1.2 need only be calculated once for a given system. This allows for more efficient calculation of the effect on the system of perturbations in multiple line impedances. Only the calculation of the $u$ coefficients must be repeated if more than one line impedance is considered.
Finally, the coefficients for line current perturbations, as in Section 2.1.4, must be found. Equation (2.14) gives the current on any line $i-j$. It is the square of (2.14) —

$$I_{ij}^2 = (g_{ij}^2 + b_{ij}^2) \times$$

$$\left( (V_i \cos \delta_i - V_j \cos \delta_j)^2 + (V_i \sin \delta_i - V_j \sin \delta_j)^2 \right)$$

— that is perturbed and linearized. The left side of the resulting equation, where $I_{ij} \rightarrow I_{ij} + \hat{i}_{ij}$, is

$$I_{ij}^2 + 2I_{ij}\hat{i}_{ij} + \hat{i}_{ij}^2.$$

Following the standard perturb-and-linearize procedure, $I_{ij}^2$ is subtracted away and $\hat{i}_{ij}^2 \approx 0$. The linearized result of the right side of (A.3) must then be divided by $2I_{ij}$ to find $\hat{i}_{ij}$. The resulting expression is:

$$\hat{i}_{ij} = A_{ij}^{iv} \hat{v}_i + A_{ji}^{iv} \hat{v}_j + A_{ij}^{i\delta} \hat{\delta}_i + A_{ji}^{i\delta} \hat{\delta}_j + u_{ij}^{ig} \hat{g}_{ij} + u_{ij}^{ib} \hat{b}_{ij}.$$

This process is only used to find the perturbation in current on one line due to the reactance perturbation on one line (not necessarily the same line). The coefficients consist of original operating point values:

$$A_{ij}^{iv} = \frac{1}{I_{ij}} (G_{ij}^2 + B_{ij}^2) (V_i - V_j \cos \theta_{ij})$$

(A.4a)

$$A_{ji}^{iv} = \frac{1}{I_{ij}} (G_{ij}^2 + B_{ij}^2) (V_j - V_i \cos \theta_{ij})$$

(A.4b)

$$A_{ij}^{i\delta} = \frac{1}{I_{ij}} (G_{ij}^2 + B_{ij}^2) V_i V_j \sin \theta_{ij}$$

(A.4c)

$$A_{ji}^{i\delta} = -\frac{1}{I_{ij}} (G_{ij}^2 + B_{ij}^2) V_i V_j \sin \theta_{ij}$$

(A.4d)

$$u_{ij}^{ig} = -\frac{G_{ij}}{I_{ij}} (V_i^2 + V_j^2 - 2V_i V_j \cos \theta_{ij})$$

(A.5a)

$$u_{ij}^{ib} = -\frac{B_{ij}}{I_{ij}} (V_i^2 + V_j^2 - 2V_i V_j \cos \theta_{ij})$$

(A.5b)

In (A.4), $g_{ij}^2$ and $b_{ij}^2$ have been substituted directly with $G_{ij}^2$ and $B_{ij}^2$, respectively, for the reasons discussed above. In (A.5), $g_{ij} = -G_{ij}$ and $b_{ij} = -B_{ij}$ since $i \neq j$ always in line current calculations.
The last step is to find the coefficient for \( \dot{x} \) instead of \( \dot{y} \) and \( \dot{b} \). Similar to (2.12),

\[ u_{ij}^{ix} = 2G_{ij}B_{ij}u_{ij}^{ig} + \left( B_{ij}^2 - G_{ij}^2 \right) u_{ij}^{ib}. \] (A.6)

Reducing this gives:

\[ u_{ij}^{ix} = -\frac{B_{ij}}{I_{ij}} \left( G_{ij}^2 + B_{ij}^2 \right) \left( V_i^2 + V_j^2 - 2V_iV_j \cos \theta_{ij} \right), \] (A.7)

which is used in the final expression, (2.15).
Appendix B

Complete Piecewise Transistor Current Equations

The following equations represent the current through the transistor channel and body diode of one each of the top- and bottom-side H-bridge IGBTs. The equations relate to the currents over one full ac line cycle.

\[
i_{Q_{1\text{rms,sw}}}(t) = \begin{cases} 
    i_{Q_{1\text{rms,cont}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) > 0 \text{ and } \Delta i_L(t) < i_{ac}(t) \\
    i_{Q_{\text{rms,disc}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_L(t) > i_{ac}(t) \\
    0, & \text{for } v_{ac}(t) < 0, \text{ or } i_{ac}(t) < 0 \text{ and } \Delta i_L(t) < i_{ac}(t) 
\end{cases} \tag{B.1}
\]

and

\[
i_{Q_{1\text{avg,sw}}}(t) = \begin{cases} 
    i_{Q_{1\text{avg,cont}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) > 0 \text{ and } \Delta i_L(t) < i_{ac}(t) \\
    i_{Q_{\text{avg,disc}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_L(t) > i_{ac}(t) \\
    0, & \text{for } v_{ac}(t) < 0, \text{ or } i_{ac}(t) < 0 \text{ and } \Delta i_L(t) < i_{ac}(t). 
\end{cases} \tag{B.2}
\]

For the body diode of $Q_1$, the piecewise RMS and average currents are

\[
i_{D_{1\text{rms,sw}}}(t) = \begin{cases} 
    i_{D_{1\text{rms,cont}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) < 0 \text{ and } \Delta i_L(t) < i_{ac}(t) \\
    i_{D_{\text{rms,disc}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_L(t) > i_{ac}(t) \\
    0, & \text{for } v_{ac}(t) < 0, \text{ or } i_{ac}(t) > 0 \text{ and } \Delta i_L(t) < i_{ac}(t) 
\end{cases} \tag{B.3}
\]
and

\[
    i_{D1\text{avg,sw}}(t) = \begin{cases} 
        i_{D1\text{avg,cont}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t) \\
        i_{D\text{avg,disc}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) > i_{ac}(t) \\
        0, & \text{for } v_{ac}(t) < 0, \text{ or } i_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t)
    \end{cases}
\]  

(B.4)

The piecewise equations for all the current functions of $Q_2$ are

\[
    i_{Q2\text{rms,sw}}(t) = \begin{cases} 
        i_{Q2\text{rms,cont}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t) \\
        i_{L\text{rms,sw}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } i_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t) \\
        i_{Q\text{rms,disc}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) > i_{ac}(t) \\
        i_{Q2\text{rms,disc}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) > i_{ac}(t) \\
        0, & \text{for } i_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t),
    \end{cases}
\]  

(B.5)

\[
    i_{Q2\text{avg,sw}}(t) = \begin{cases} 
        i_{Q2\text{avg,cont}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t) \\
        i_{L\text{avg,sw}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } i_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t) \\
        i_{Q\text{avg,disc}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) > i_{ac}(t) \\
        i_{Q2\text{avg,disc}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) > i_{ac}(t) \\
        0, & \text{for } i_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t),
    \end{cases}
\]  

(B.6)

\[
    i_{D2\text{rms,sw}}(t) = \begin{cases} 
        i_{D2\text{rms,cont}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t) \\
        i_{L\text{rms,sw}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } i_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t) \\
        i_{D\text{rms,disc}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) > i_{ac}(t) \\
        i_{D2\text{rms,disc}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } \Delta i_{L}(t) > i_{ac}(t) \\
        0, & \text{for } i_{ac}(t) > 0 \text{ and } \Delta i_{L}(t) < i_{ac}(t),
    \end{cases}
\]  

(B.7)
and

\[ i_{D_{\text{avg,sw}}}(t) = \begin{cases} 
  i_{D_{\text{avg,cont}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } i_{ac}(t) > 0 \text{ and } \Delta i_L(t) < i_{ac}(t) \\
  i_{L_{\text{avg,sw}}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } i_{ac}(t) > 0 \text{ and } \Delta i_L(t) < i_{ac}(t) \\
  i_{D_{\text{avg,disc}}}(t), & \text{for } v_{ac}(t) > 0 \text{ and } \Delta i_L(t) > i_{ac}(t) \\
  i_{D_{\text{avg,disc}}}(t), & \text{for } v_{ac}(t) < 0 \text{ and } \Delta i_L(t) > i_{ac}(t) \\
  0, & \text{for } i_{ac}(t) > 0 \text{ and } \Delta i_L(t) < i_{ac}(t). 
\]
Appendix C

Component Parameters for Inverter Loss Model

The following discussion of inverter losses is based on the 5kW, four-quadrant design given here.

- **Switching frequency** $f_s = 27.474\text{kHz}$
- **Grid frequency** $\omega_g = 60 \times 2\pi \text{ rad/s}$
- **Inductance** $L = 590\mu\text{H}$
- **Inductor windings** $n = 34$
- **Inductor series resistance** $R_{cu} = 15\text{m}\Omega$
- **Inductor core cross-sectional area** $A_c = 7.06\text{cm}^2$
- **Inductor gap length** $l_g = 0.35\text{cm}$
- **Inductor core loss exponent** $\beta = 2.7$
- **Inductor geometrical constant** $K_{fe} = 7.9\text{cm}^{2.6}$
- **IGBT MOSFET on-state resistance** $R_{on,q} = 4.57\text{m}\Omega$
- **IGBT MOSFET forward voltage drop** $V_{f,q} = 1.03\text{V}$
- **IGBT Body diode on-state resistance** $R_{on,d} = 92.3\text{m}\Omega$
- **IGBT Body diode forward voltage drop** $V_{f,d} = 3.18\text{V}$
- **Diode reverse recovery charge constant** $K_{qrr} = 6.2 \cdot 10^{-8}\text{C}/\sqrt{\text{W}}$
- **Diode reverse recovery time constant** $K_{trr} = 2.53 \cdot 10^{-8}\text{s}/\sqrt{\text{A}}$
- **IGBT tailing charge constant** $K_{qtail} = 2.7 \cdot 10^{-7}\text{s}$